

AFBR-S50 SDK Porting Guide to a Cortex-M4

Programming Guide Version 1.2





Copyright © 2020-2021 Broadcom. All Rights Reserved. The term "Broadcom" refers to Broadcom Inc. and/or its subsidiaries. For more information, go to www.broadcom.com. All trademarks, trade names, service marks, and logos referenced herein belong to their respective companies.

Broadcom reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design. Information furnished by Broadcom is believed to be accurate and reliable. However, Broadcom does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.



Table of Contents

Chapter 1: Introduction	6
1.1 AFBR-S50MV85G-EK Evaluation Kit Software	6
Chapter 2: Phase 1: Installing and Preparing the IDE	7
Step 1. Downloading and Installing the IDE	7
Step 2. Defining the Workspace	7
Step 3. Creating a Native Project	7
2.1 File Structure	10
Step 4. Creating the File Structure	10
Chapter 3: Phase 2: Obtaining the AFBR-S50 API	
Step 5. Clone or Download the Repository from GitHub	12
Step 6. Alternatively Download and Install the SDK from the Broadcom Webpage	13
Chapter 4: Phase 2: Addition of the MCU Devices with the IDE	14
Step 7. Opening the Device Configuration Tool in the IDE	14
4.1 Clock Configuration	14
4.2 S2PI (= SPI + GPIO) Layer	16
Step 8. SPI Basic Setup	16
Step 9. SPI DMA Setup	19
Step 10. NSS/IRQ GPIO Setup	20
4.3 Timer Layer	23
4.3.1 Lifetime Counter (LTC)	23
Step 11. Setting Up the First LTC Timer	24
Step 12. Setting Up the Second LTC Timer	26
4.3.2 Periodic Interrupt Timer (PIT)	27
4.4 Optional: UART	28
4.5 Interrupt Configuration	30
Step 13. Configuring the Interrupts in the IDE	31
4.6 Code Generation	33
Step 14. Setting the Code Generation Options	33
Step 15. Performing the Code Generation	35
Chapter 5: Adapting the Generated Data to the Argus API	
Step 16. Adding the Required Include Paths	
Step 17. Adding the AFBR-S50 Library	
5.1 IRQ API	40
Step 18. Creating the IRQ Files	40
Step 19. Implementing the IRQ Header File	
Step 20. Implementing the IRQ Locking	41
5.2 S2PI API	42

Step 21.	Creating the S2PI Files	42
Step 22.	Implementing the S2PI Header File	42
Step 23.	Adding the S2PI Includes	42
Step 24.	Implementing the S2PI Data Structures	42
Step 25.	Implementing the S2PI Initialization	44
Step 26.	Implementing the SPI Get Status Function	45
Step 27.	Implementing the SPI/GPIO Switch	45
Step 28.	Implementing the GPIO Access	48
Step 29.	Implementing the CS Cycling	50
Step 30.	Implementing the SPI Transfer Start	51
Step 31.	Implementing the SPI Transfer Completion	53
Step 32.	Implementing the SPI Transfer Abort	56
Step 33.	Implementing the SPI Transfer Error Handling	57
Step 34.	Implementing the External Interrupt Handling	57
5.3 Timer API		58
Step 35.	Creating the Timer Files	58
Step 36.	Implementing the Timer Header File	59
Step 37.	Adding the Timer Includes	59
Step 38.	Implementing the Timer Initialization	59
Step 39.	Implementing the LTC Readout	60
Step 40.	Implementing the PIT Start/Stop	60
Step 41.	Implementing the PIT Interrupt Handling	62
5.4 Optional: UA	ART API	62
Step 42.	Creating the UART Files	62
Step 43.	Implementing the UART Header File	62
Step 44.	Adding the UART Includes	63
Step 45.	Defining the UART Variables	64
Step 46.	Implementing the UART Initialization	64
Step 47.	Implementing the UART Send Operation	64
Step 48.	Implementing the UART Send Completion	65
Step 49.	Implementing the Formatted Output Using print()	66
Chapter 6: Runn	ning the Example Application	67
6.1 Creating the	Example Application	67
Step 50.	Copying the Example Application	67
Step 51.	Altering the Example Source File	68
Step 52.	Compiling and Running the Example Application	70
Appendix A: Mo	difying the Example Application	75
A.1 Setting Up F	Floating-Point ABI for Soft Floating Point Usage	75

Revision History	. 77
Version 1.2, November 23, 2021	. 77
Version 1.1, January 12, 2021	. 77
Version 1.0, June 22, 2020	. 77



Chapter 1: Introduction

The API for the AFBR-S50 sensor family is not bound to specific features of one microcontroller and the software can therefore be ported to a variety of microcontroller units (MCUs). However, the primary features need to be adapted to the specific hardware of a different MCU.

This document explains the necessary steps to allow the example application from the AFBR-S50 SDK to run on a different MCU model and manufacturer, with the Nucleo-F401RE board carrying the STM32F401RETx MCU with one Cortex-M4 core as an example.

The document describes one way to include the software to a different vendor's IDE, including the setup of the project structure on a step-by-step approach, and the code changes required to access the required hardware on the new MCU.

It does not cover the aspects of building without an IDE, and it relies on platform abstractions provided by the platform manufacturer.

NOTE: Refer to the API Reference Manual for more information on the API usage. The manual can be accessed by either local using the installed SDK or online using GitHub. In case of a local installation of the SDK, open the AFBR-S50 Explorer and go to **Help > API Reference Manual**. The online version can be accessed here: https://broadcom.github.io/AFBR-S50-API/.

ATTENTION: The figures and illustrations are specific to the STM32CubeIDE and the Nucleo-F401RE board, while the steps and basic procedure should be similar on other boards.

1.1 AFBR-S50MV85G-EK Evaluation Kit Software

The software that is part of the official AFBR-S50MV85G-EK evaluation kit consists of two parts:

- A static library containing the logic required to control the AFBR-S50 device and perform measurements.
- Applications that operate the device, like the simple ExampleApp as a starting point for your application development.

The library can be either obtained by installing the SDK that includes the source and header files as well as the library files or using the GitHub repository here: https://github.com/Broadcom/AFBR-S50-API.

Use the GitHub repository because it contains the latest available version of the API. The guide follows the steps using the GitHub repository but tries to comment on differences when using the installed SDK version.

The GitHub repository already contains the ported version of the API for the STM32F401RE that can be used directly. Note that the given code differs slightly from the resulting version of this guide due to different file structure and additional features.

Note that the library with the device logic is designed to be independent from the MCU hardware, so that it can be compiled and distributed independently from the actual MCU model and therefore will be made available to you in binary form.

To allow this independency, the access to the actual hardware is modeled by a hardware abstraction layer (HAL), which provides the functionality to access the device. This is an API that must be implemented on the application side and is used by the AFBR-S50 library.

This document provides a guide on how to implement the required HAL API on your targeted device and to get the example application running.

Broadcom

Chapter 2: Phase 1: Installing and Preparing the IDE

Many compilers and IDEs are available for various microcontrollers, most of which have a commercial license.

However, most manufacturers of Arm-based MCUs offer also a free IDE with an integrated version of the ARM toolchain, which is most frequently a specifically adapted version of the eclipse IDE that has special support for their MCUs.

While the basic steps for porting the software that is part of the official AFBR-S50MV85G-EK evaluation kit are similar, the individual steps in this guide are illustrated using an IDE called STM32CubeIDE by ST Microcontrollers.

Step 1. Downloading and Installing the IDE

The first step is to download and install the IDE from the web site of ST Microcontrollers, currently available from the following link.

https://www.st.com/content/st_com/en/products/development-tools/software-development-tools/stm32-software-development-tools/stm32-ides/stm32cubeide.html

Follow the instructions of the installer.

Step 2. Defining the Workspace

The workspace is the area where all projects regarding the device live.

You can either use the default, or create a new workspace for the project (File > Switch Workspace > Other...).

Figure 1: Switching to a Project Workspace

STM32CubelDE Launcher		>	×
Select a directory as workspace			
STM32CubelDE uses the workspace directory to store its preferences and o	levelopment artifacts.		
Workspace: C:\Users\ username \STM32CubelDE\workspace argus	~	Browse	
Use this as the default and do not ask again			
Recent Workspaces			
	Launch	Cancel	

In this example, a new workspace is created with the name "workspace_argus" for the user _username_, which is the name of the user logged in.

Step 3. Creating a Native Project

First, start with a project for the targeted board or processor type.

In the example, this is done by selecting Start new STM32 project from the startup menu.



Figure 2: Starting a New Project in the IDE

1	TM12CubeIDE Home		w and	* 1	
					-
	Welcome to ST	M32CubeIDI	F		
	Start a p	roject	5		
	5				
	Start new STM32	mport swy / T5			
	project	biology			
	Quick	nks			
	Quick I	nks		-	
	Quick I	nks		1	
	Quick I	nks entation ubetDE			
	Quick I	nks entation ubeIDE			
	Quick I	nks entation ubeIDE 2CobeIDE			
	Quick I Compared STM32CobeIDE Docum Compared Started with STM32C Compared Started with STM32C Compared Started What's New in STM3	nks entation ubelDE 2CabelDE			

The advantage of using the manufacturer's IDE to create the project is that it can create an initial setup tailored to the used board or microcontroller. Therefore, the next step is to select the used board or MCU from the selection list.

In this example, this is the NUCLEO-F401RE evaluation board, which features the STM32F401RE microcontroller.



Board Filters	ss Selector		Fe	atures		Large Picture		Docs 8	& Resource
Part Number Search	~	*	NUCLEO	D-F401RE -					
V			-	-	STM Boar	croelectron d Support a	ics NUC and Exa	LEO-F4	401RE
Vendor	>		ST	132 F4	ACT	Active	Unit Pric	ce (US\$) : 1	13.0
Туре	>				Prod	uct is in mass uction	Mounted STM32F	d device: 401RETx	
MCU/MPU Series	>	_		_					
Other	~	Board	ls List: 1	43 items					🐴 Expor
Price From 0.0 to 560.0		* 0	Verview	Part I	la -	Туре	Marketing	Unit Pric	e Mounted
0.0 56 Oscillator Freq. From 0 to 25 (MHz)	23	☆		NUCLEO-F	401RE	Nucleo64	Active	13.0	3711264
Peripheral	~	1							

Next, you must choose the project name and set options.

Figure 4: Target Setup in the IDE

💴 STM32 Projec	t		-		×
Setup STM32 pr	ject			11	DE
Project				-	
Project Name:	Argus_ExampleApp_STM	2F401			
Use default	ocation				
Location:	C:/Users/_username_/STM	132CubelDE/workspa	ce_argus	Brows	e,
 C O C Targeted Bin Executate 	+ hary Type le 🔿 Static Library				
Targeted Pr	oject Type ○Empty				
?	< Back Next	> Finish		Cancel	

The name can be chosen freely, for example, according to your company's standards, as can be the targeted language. Because the example uses the native type as the targeted project type, the IDE generates a project that already contains specific code for the architecture.

Click Finish to create the project.

ATTENTION: You might see a prompt about whether to initialize all peripherals with their default mode. If this occurs, click No to follow the instructions.

Because the project is created specifically for the object type, several files containing platform-specific code are generated by default in the project's structure.

Broadcom



Figure 5: Automatically Created Project Structure



2.1 File Structure

Four types of files exist in the project:

- Files that belong to the AFBR-S50 SDK
 There is no need to adapt these files, and they should live outside the workspace.
 They are linked from the project using the include path of the compiler.
- Automatically generated files that belong to the target projects

These files are those imported or generated by the wizards of the IDE and the files from the device application. They should be part of the workspace.

The IDE creates them automatically in the Core folders for the files that are specific to the project and the Drivers folder for the included predefined files from the source distribution.

Manually generated platform hardware layer

These files implement the hardware layer API required by the AFBR-S50 library to access the peripherals, such as SPI or timers. The files connect the AFBR-S50 to the underlying platform by using the automatically generated drivers from the SDK. The header files that define the interface are provided in the AFBR-S50 platform folder.

A corresponding Platform folder for these files is created in the next step.

Manually generated files that belong to the target projects

These files are created in the editor and belong to the device application. They should also be part of the workspace. An App folder is be created for these files.

Step 4. Creating the File Structure

Create the following folders as source folders in the Project on the top level. This is done using the context menu of the Argus_ExplorerApp project in the Project Explorer (**New** > **Source Folder**).

- Platform
- App

ATTENTION: It is essential to create a **Source Folder** rather than **Folder**. Otherwise, the source files are not compiled with the IDE.



Figure 6: Creating the Source Folders in the IDE

DE New Sour	e Folder		
Source folde Add a new so	r urce folder		1
Project name:	Argus_ExampleApp_STM32F401		Browse
Folder name:	NAME		Browse
☑ Update excl	usion filters in other source folders to solve	nesting.	
1		Finish	Cancel

Figure 7: Project Structure with New Folders







Chapter 3: Phase 2: Obtaining the AFBR-S50 API

The required source and library files for the AFBR-S50 API can be obtained in two ways: installing the AFBR-S50 SDK on Windows that includes all required files or by cloning the AFBR-S50 API repository from GitHub. Use the latter because it contains the latest version of the API. The subsequent chapters assume a cloned repository, but comments are added for differences on the installed SDK approach.

Perform one of the following steps, and then proceed to Chapter 4, Phase 2: Addition of the MCU Devices with the IDE:

- Step 5. Clone or Download the Repository from GitHub
- Step 6. Alternatively Download and Install the SDK from the Broadcom Webpage

Step 5. Clone or Download the Repository from GitHub

- 1. Visit the GitHub repository; go to https://github.com/Broadcom/AFBR-S50-API.
- 2. Perform one of these actions:
 - If you are familiar with Git, clone the repository as usual.
 - Otherwise, download a zipped version of the code base using Code > Download ZIP (see Figure 8).
- 3. When downloaded, unzip the archive to a known path; for example, C:\. The code is now in C:\AFBR-S50-API-main (Figure 9).

Figure 8: Download the AFBR-S50 API Code Base as a ZIP Archive

Search or jump to	/ Pulls Issues Marketplace Explore	Ċ ++ 😂.
Broadcom / AFBR-S50-API	Public 💿 Unwatch 👻 5	🗙 Unstar 10 😵 Fork 1
<> Code 💿 Issues 1 👫 Pull r	equests 🛈 Security 🗠 Insights 🞲 Settings	
우 main +	Go to file Add file - Code -	About ශි
c-berger Added STM32F401RE Exar	E Clone ⑦	API for the AFBR-S50 Time- Of-Flight Sensor Family.
github/workflows Add AFBI	git@github.com:Broadcom/AFBR-S50-API.git	& www.broadcom.com/prod
AFBR-S50 Added H.	Use a password-protected SSH key.	D Readme
Projects Added ST		ৰ্ট্ৰু BSD-3-Clause License
Sources Added S	나☆J Open with GitHub Desktop	
🗅 .gitattributes Add AFBI	Download ZIP	Releases 2
🗅 .gitignore Add AFBR	-S50 API v1.2.3 5 months ago	AFBR-S50 API v1 Latest
LICENSE Initial con	nmit 6 months ago	+ 1 release
README.md Clean MC	UXpresso Projects 5 months ago	

Figure 9: Root Folder of the Unzipped API Repository

- T Inis PC > 1	Windows (C:) > AFBR-S50-API-main >			
	Name	Date modified	Туре	Size
Cuick access	.github	2021-09-09 11:40	File folder	
🚾 Box	AFBR-S50	2021-09-09 11:40	File folder	
This DC	Projects	2021-09-09 11:40	File folder	
inis PC	Sources	2021-09-09 11:40	File folder	
FRDM-KL46Z (E:)	gitattributes	2021-09-09 11:40	GITATTRIBUTES File	1 KE
A Maturali	.gitignore	2021-09-09 11:40	GITIGNORE File	1 KE
P Network	LICENSE	2021-09-09 11:40	File	2 KE
	README.md	2021-09-09 11:40	MD File	9 KE

Step 6. Alternatively Download and Install the SDK from the Broadcom Webpage

- 1. Go to the Broadcom AFBR-S50 Product Page (https://www.broadcom.com/products/optical-sensors/time-of-flight-3d-sensors); select any part number; and under Downloads, select Software Development Kit and download AFBR-S50-SDK-basic.
- 2. After downloading the file, install the SDK by following the instructions of the installer.

After the installation has finished, the API files are under <INSTALL_DIR>\Device\API\AFBR-S50 (default: C:\Program Files (x86)\Broadcom\AFBR-S50 SDK\Device\API) (Figure 10).

Figure 10: API Folder of the Installed SDK





Chapter 4: Phase 2: Addition of the MCU Devices with the IDE

Now you need to add the hardware devices on the MCU and their configuration and initialization.

Two options are usually available:

- Manually create the device configuration.
- Have the device configuration automatically created by the wizard.

The first option is always possible and does not depend on the IDE. On the other hand, it requires a more detailed knowledge of the MCU type and the I/O hardware registers, on the manufacturer's software that comes with it, or both.

Therefore, the second option is chosen, but it is difficult to explain all the steps in detail, so that they can be reproduced in a similar fashion on a different vendor's hardware. In addition, the focus is on what exactly is set up, so that the description is also helpful if the first approach is chosen.

Step 7. Opening the Device Configuration Tool in the IDE

The STMCube32 IDE has a device configuration tool, in which the setup of the hardware can be defined graphically. This tool can be opened by clicking **Argus_ExampleApp_STM32F401.ioc** in the project folder.

Figure 11: Opening the Device Configuration Tool

workspace_argus - Argus_ExampleApp_STM32F401/App/main.c - STM32CubelDE		-		×
File Edit Source Refactor Navigate Search Project Run Window Help				
🔌 🚱 🎂 🗂 + 🔛 🐘 🛞 + 🗞 + 🖬 👩 + 🚳 + 🕃 + 🞯 + 🎋 + 🌯 +	1 2 4 - 1 4 1 1 1			
2 • ⊕ • • • • • • •	Quick Acce	ess 🗄 🖻		脊
Project Explorer 😒		BB	~	8
 Performance Performa				a 🛛 🕄 🖉 👘 🕲 🖉
Argus_ExampleApp_STM32F401/Argus_ExampleApp_STM32F401.ioc				

4.1 Clock Configuration

The board must have a valid clock configuration to operate the compute core and the peripheral devices at valid frequencies. Choose the highest valid frequencies to operate at optimal speed.

In the IDE, this configuration can be selected in the Clock Configuration section of the device configuration tool. This includes the configuration of the oscillators for the board and their frequencies. In the predefined board example, the only required setup is the multipliers and dividers to get the correct frequencies for the system clock and the peripheral clocks.



For performance reasons, the device should operate the MCU processing core and the peripheral devices at the maximum speed according to the data sheet, which is 84 MHz for the core and most internal clocks, and 42 MHz for the PCLK1 (that is, APB1 peripheral clocks). Figure 12 shows how to enable the external RCC that is used for the timers. Figure 13 shows the appropriate prescaler values. Make sure that all resulting clock frequencies (the values on the very right of the graph in Figure 13) are correct.

Figure 12: Pinout & Configuration Tab



NOTE: For further information on RCC mode, go to

https://wiki.st.com/stm32mpu/wiki/RCC_internal_peripheral.





Figure 13: System Clock Configuration in the IDE



4.2 S2PI (= SPI + GPIO) Layer

The S2PI layer is a combination of SPI and GPIO. It concerns all data lines to the ToF sensor.

Step 8. SPI Basic Setup

The first task is to determine or identify the GPIO lines that are connected to the device.

For the SPI connection alone, you need four GPIO pins directly to address the device:

- 1. SPI clock (SCK)
- 2. SPI master in/slave out (MISO)
- 3. SPI master out/slave in (MOSI)
- 4. SPI slave select (SS or NSS), usually called chip select (CS) by the slave

Because the SPI interface can only be operated by the microcontroller as master, an additional input GPIO line is required to allow the device to signal when the requested data is available. From the board layout, this pin is D9 on the board, which maps to PC7 on the MCU. It is called IRQ in the following section, and is active low.



From the device adapter on the board, these can be mapped to the external names that they correspond to as shown in the following figure.

Figure 14: Nucleo-F401RE Board View



The GPIO lines can be determined from the board specification.

Table 1: SPI GPIO Mappings

Function	Marking on the Board	External Pin	GPIO on the MCU
SCK	SCK/D13	D13	PA5
MISO	MISO/D12	D12	PA6
MOSI	PWM/MOSI/D11	D11	PA7
NSS	PWM/CS/D10	D10	PB6
IRQ	PWM/D9	D9	PC7

Usually, several SPI controllers are on a microcontroller, so the correct one must be chosen. Here, the controller is identified with the vendor's documentation as SPI1. However, although one of the printed names of the board is CS, NSS of SPI1 corresponds to GPIO PA4, not PB6.

Unfortunately, this means that the NSS must be set up and operated manually. On the other hand, you could attach more than one slave to the same SPI interface; for example, another AFBR-S50 device. This, however, is out of the scope of this document.

Broadcom



If the device is attached to the native NSS of your board, you can choose this NSS to be operated by hardware. In this case, skip all of the following steps for special handling of NSS using software. On this board, hardware operation must be disabled.

To set up the physical parameters of the SPI interface, you need to know the operation parameters of the device. This means that the clock polarity should be high (in idle state), and the data is captured on the second (rising) edge of the clock signal.

In addition, the SPI implementation of the STM F401RE only allows the SPI clock speed to be the system clock speed (which is also the MCU clock speed) divided by a power of 2, the prescaler. Because the system clock speed is 84 MHz, choose a prescaler of 4 to yield an SPI speed of 21 MHz.

All of these parameters can be chosen in the IDE as shown in the following figure.

Figure 15: SPI Base Settings in the IDE



NOTE: If SPI1 is marked with a conflict, the pins may be already used. In the Pinout View, find the corresponding SPI pins (PA5, PA6, PA7, PB6, and PC7) and disable them (select Reset_State) before setting up the SPI interface. The maximum possible SPI frequency for the ToF sensor is 30 Mb/s. The prescaler must be chosen accordingly.



Figure 16: Disabling Unused Pins Prior to Setup to Prevent Conflicts



Step 9. SPI DMA Setup

With an SPI speed of 21 MHz, the data transfer rate is very high, and therefore, the transfer mechanism for the SPI data should be direct memory access (DMA).

This requires additional configuration. Usually, two independent channels for data transmission (TX) and reception (RX) must be set up. No special configuration is necessary for these channels, so they can be activated in the IDE by clicking Add twice and selecting each channel as shown in Figure 17.





Figure 17: SPI DMA Settings in the IDE

[i] + ♥ ♥ + ⇒	- = 0			Quick Access
Argus_Exampl 🔀 [c main.c c stm32f4	kx_h c stm32f4xx_h	h stm32f4xx_h *	7
Pinout & Configur	ation Clock	Configuration F	Project Manager	Tools
	Additional Software	🗸 Pinou	t	
~		SPI1 Mode ar	nd Configuration	
ategories A->Z		M	ode	
System Core >	Mode Full-Duple>	: Master		\sim
	Hardware NSS Si	gnal Disable		\sim
Analog >	-			
Timers >	-	Config	juration	
8	Reset Configurati	on		
Connectivity ~	NVIC Set	tings 🥏 DMA	Settings	GPIO Settings
		arameter Settings	🥥 User (Constants
12C1		30		Sonatanta
12C1 12C2	DMA Reque	st Stream	Direction	Priority
12C1 12C2 12C3 A SDIO	DMA Reque	st Stream DMA2 Stream 0	Direction Peripheral To Memory	Priority
12C1 12C2 12C3 SDIO SPI1	DMA Reque SPI1_RX SPI1_TX	st Stream DMA2 Stream 0 DMA2 Stream 3	Direction Peripheral To Memory Memory To Peripheral	Priority Medium Medium
12C1 12C2 12C3 \$DIO \$P11 \$P12 \$P13	DMA Reque	st Stream DMA2 Stream 0 DMA2 Stream 3	Direction Peripheral To Memory Memory To Peripheral	Medium Medium
I2C1 I2C2 I2C3 SDIO SPI1 SPI2 SPI3 USART1 USART1	DMA Reque SPI1_RX SPI1_TX Add	st Stream DMA2 Stream 0 DMA2 Stream 3	Direction Peripheral To Memory Memory To Peripheral	Priority Medium Medium
12C1 12C2 12C3 SDIO SPI2 SPI3 USART1 USART1 USART6	DMA Reque	St Stream DMA2 Stream 0 DMA2 Stream 3	Direction Peripheral To Memory Memory To Peripheral	Priority Medium Medium Peripheral Me
12C1 12C2 12C3 SDIO SPI1 SPI2 SPI3 USART1 USART2 USART6 USB_OTG_I	DMA Reque SPI1_RX SPI1_TX Add	Stream DMA2 Stream 0 DMA2 Stream 3	Direction Peripheral To Memory Memory To Peripheral	Priority Medium Medium Peripheral Me
I2C1 I2C2 I2C3 SDIO SPI1 SPI2 SPI3 USART1 USART2 USART6 USB_OTG_I	DMA Reque SPI1_RX SPI1_TX Add CDMA Request Set Mode Normal	st Stream DMA2 Stream 0 DMA2 Stream 3 DMA2 Stream 3	Direction Peripheral To Memory Memory To Peripheral	Priority Medium Medium Peripheral Me
I2C1 I2C2 I2C3 SDIO SPI1 SPI2 SPI3 USART1 USART2 USART6 USB_OTG_I	DMA Reque SPI1_RX SPI1 TX Add r DMA Request Set Mode Normal Use Fifo [] T	st Stream DMA2 Stream 0 DMA2 Stream 3	Direction Peripheral To Memory Memory To Peripheral Increment Address Data Width By	Priority Medium Medium Peripheral Me

Step 10. NSS/IRQ GPIO Setup

Now, the two remaining GPIOs must be set up manually.

Navigate to the GPIO setup page by selecting Pinout & Configuration > Categories > System Core > GPIO.

For the NSS GPIO line, the type is set to GPIO output line on the CS pin (PB6) identified by the board review.



Figure 18: NSS GPIO Type Selection in the IDE





For the interrupt GPIO line, the type is set to external interrupt on the IRQ pin (PC7) identified by the board review.





Now the detailed settings for these two GPIO pins can be modified.

For the NSS GPIO line (PB6), all other parameters are simply selected as for the SPI output lines:

- GPIO output level = High
- GPIO Mode = Output Push Pull
- GPIO Pull-up/Pull-down = No pull-up and no pull-down
- Maximum output speed = Very High

The IRQ line (PC7) is an active low input line, so it should be pulled high by default. In addition, this GPIO must be activated and configured as an external input triggering an interrupt on the falling edge. Use the following settings:

- GPIO Mode = External Interrupt Mode with Falling edge trigger detection
- GPIO Pull-up/Pull-down = Pull-up

The following figure shows the described configuration in the IDE.



Figure 20: IRQ and NSS GPIO Pin Settings in the IDE

							HE	40
stm32f4xx_it	t.c 🔝 startup_stm	💽 s2pi.c	c stm32f4xx_h	c gpio.c c mai	n.c 🔤 *A	rgus_Exam 🛛	3 **50	-
Pinout 8	& Configuration	Clock C	onfiguration	Project Manag	er	T	ools	
	Additio	onal Software	~	Pinout				
2			GPIO N	lode and Configuration				
A->Z			5	Configuration				
Categories	Show All			3				-
S	Contest P in							
J	GPIO 💿 N	NVIC						
DMA GPIO IWDG	Search Signals	NVIC				Show or	nly Modifie	ed Pin
DMA GPIO IWDG NVIC	Search Signals Search (Crt/+F) Signal on		GPI0 m	ode	GPIQ Pull-	Show or	nly Modifie Jser L N	ed Pin Aodifie
DMA GPIO IWDG NVIC RCC	Search Signals Search (Crt+F) Signal on PA2 USART2_TX	GPL. n/a Alternate	GPIO m Function Push Pull	ode	GPIO Puli- No pull-up .	☐ Show or Maximu U Very High	nly Modifie Jser L. M	ed Pin Aodifie
DMA GPIO IWDG NVIC RCC SYS WWDC	Search Signals Search (CrtH+F) Signal on PA2 USART2_TX PA3 USART2_RX	GPL. n/a Alternate n/a Alternate	GPIO m Function Push Pull Function Push Pull	ode	GPIO Puli- No pull-up No pull-up	☐ Show or Maximu U Very High Very High	nly Modifie Jser L N	ed Pin Aodifie
DMA GPIO IWDG NVIC RCC SYS WWDC	Search Signals Search (CrtH+F) Signal on PA2 USART2_TX PA3 USART2_RX PA5 SPI1_SCK	CPL. n/a Alternate n/a Alternate n/a Alternate	GPIO m Function Push Pull Function Push Pull Function Push Pull	ode	GPIO Puli- No pull-up No pull-up No pull-up No pull-up	Show or Maximu. U Very High Very High Very High	nly Modifie Jser L M	ed Pin
DMA GPIO IWDG NVIC RCC SYS WWDC	GPIO N Search Signals Search (CrtHF) Signal on PA2 USART2_TX PA3 USART2_TX PA5 SPI1_SCK PA6 SPI1_MISO	CPL_ n/a Alternate n/a Alternate n/a Alternate n/a Alternate	GPIO m Function Push Pull Function Push Pull Function Push Pull Function Push Pull	ode	GPIO Pull- No pull-up No pull-up No pull-up No pull-up	Show or Maximu L Very High Very High Very High Very High	nly Modifie Jser L M	ed Pin Aodifie
DMA GFIO IWDG NVIC RCC SYS WWD(GPIO PIO Search Signals Search (Crt+F) Signal on PA2 USART2_TX PA3 USART2_TX PA5 SPI1_SCK PA6 SPI1_MISO PA7 SPI1_MOSI	CFL n/a Alternate n/a Alternate n/a Alternate n/a Alternate n/a Alternate	CPIO m Function Push Pull Function Push Pull Function Push Pull Function Push Pull Function Push Pull	ode	GPIO Pull- No pull-up No pull-up No pull-up No pull-up No pull-up	Show or Maximu Very High Very High Very High Very High	nly Modifie Jser LN	ed Pin
DMA GPIO IWDG NVIC RCC SYS WWDC	GPIO N Search Signals Search (CrtHF) PA2 USART2_TX PA3 USART2_TX PA5 SPI1_SCK PA5 SPI1_SCK PA5 SPI1_MISO PA7_SPI1_MISO PA7_SPI1_MISO PA6_N/a	GPL n/a Alternate n/a Alternate n/a Alternate n/a Alternate High Output Pu	GPIO m Function Push Pull Function Push Pull Function Push Pull Function Push Pull Ish Pull	ade	GPIO Puli- No pull-up No pull-up No pull-up No pull-up No pull-up	Show or Maximu I Very High Very High Very High Very High Very High	nly Modifie Jser L. M ISS	Aodifie

4.3 Timer Layer

The timer layer implements two timers: a lifetime counter (LTC) for time measurement duties and a periodic interrupt timer (PIT) for the triggering of measurements on a time-based schedule.

CAUTION! The lifetime counter is mandatory to heed the eye-safety limits. This timer must be set up carefully to guarantee the laser safety to be within Class 1.

4.3.1 Lifetime Counter (LTC)

Set up the lifetime counter to deliver the current time in microseconds, with microsecond resolution.

Because it would not be advisable to trigger the SysTick interrupt that frequently, this counter is based on hardware timers.

However, even if a 32-bit timer is used, it wraps after 4294.967296 seconds, which is a little more than one hour of operation. To avoid this, two 32-bit timers are chained together. In this example, the first timer represents the fractional part of time (that is, microseconds) and wraps after 1,000,000 ticks. Each tick is exactly one microsecond. The second timer represents the integer part of time (that is, seconds). It is triggered by the first timer upon restart.

This platform provides two 32-bit timers, TIM2 and TIM5, that are used for the lifetime counter.

- **NOTE:** If your hardware does not have counters of enough width, or not enough counters, you have other options that require additional code:
 - Chain more counters to replace one 32-bit by two 16-bit timers.
 - Chain a 32-bit and a 16-bit timer and use the full 32-bit span for the first counter, and determine the seconds in the code (will wrap after more than 9 years).



• If the preceding options are not feasible, use a 32-bit or two chained 16-bit timers, and compare the result to the previously read counter value. Assume that the counter has only wrapped once if the newly read value is smaller than the previous one, and add 4,294,967,296 microseconds to the counter value.

Step 11. Setting Up the First LTC Timer

Because the STM32F401 provides enough timers, you use the first available 32-bit timer for the first LTC timer, which is TIM2.

To achieve this configuration, set up the timer as follows:

- It should be in normal mode and be triggered by the internal clock.
- The counting direction should be UP.
- The prescaler value is set in a way that generates the counter value in microseconds: Because the counter is driven by the system clock, this value is calculated from the system clock frequency: SystemCoreClock / 1000000 - 1
- The counter period should be set to 1000000.
- An output trigger is generated when the counter period value is reached.

In the IDE, the following figure shows the setting for this counter.





Figure 21: Configuration of the First LTC Timer in the IDE

main.c 🚺	*Argus_ExampleApp_STM32F401.ioc 🕅	
Pinout & Cont	iguration Clock Configuration Project Manager	Tools
Add	litional Software 🗸 🗸 Pinout	
	TIM2 Mode and Configuration	
A->Z	Mode	
Categories	Slave Mode Disable	~
Syst	Trigger Source Disable	~
Analog	Clock Source Internal Clock	~
	Channel1 Disable	~
Timers	Channel2 Disable	~
PTC	Channel3 Disable	~
TIM1	Channel4 Disable	~
TIM2	Combined Channels Disable	¥
TIM4	Use ETR as Clearing Source	
TIM5	XOR activation	
TIM10	One Pulse Mode	
TIM11	Configuration	
-	Dapat Configuration	
Conn	Reset Comiguration	
Multi	Configure the below parameters	IS 🛛 🕑 DIVIA Settings
word		
Com	Q Search (Crit+F) (C) (D)	
Middl	Prescaler (PSC - 16 bits value) SystemCoreClock / Support	1000000 - 1
	Internal Clock Division (CKD) No Division auto-reload preload Disable	J
	 Trigger Output (TRGO) Parameters Master/Slave Mode (MSM bit) Disable (Trigger input 	t effect not delayed)

NOTE: To enter an expression into the **Prescaler** parameter field, the parameter check has to be disabled before. Otherwise, the expression is cleared to 0. To disable the parameter check, click on the Gear-Wheel symbol that appears near the Value field and select No check.



Figure 22: Disabling the Parameter Check for the Prescaler Setting



Step 12. Setting Up the Second LTC Timer

Now, you set up the second 32-bit timer for the LTC, which is TIM5.

The second timer is set up as follows:

- It should be in slave mode, with the external source used as a trigger.
- The counting direction should be UP.
- The event generated by the first timer should be used as a trigger (ITR0 according to the manual).
- A prescaler is not required (0).
- The counter should count to the maximum value (0xFFFFFFF).



Figure 23: Configuration of the Second LTC Timer in the IDE

Edit Navigate	Search Project Run Window Help	
		Quick Access
c main.c 📖	*Argus_ExampleApp_STM32F401.ioc 🔀	
Pinout & Confi	guration Clock Configuration Project Manage	r Tools
Addi	tional Software	
Q	TIM5 Mode and Configuratio	п
A->Z	Mode	
Categories	Slave Mode External Clock Mode 1	~
Syst >	Trigger Source ITR0	~
Analaa	🗌 Internal Glock	
Analog	Channel1 Disable	~
Timers ~	Channel2 Disable	\sim
*	Channel3 Disable	×
RIC TIM1	Channel4 Disable	~
TIM2	Combined Channels Disable	H
TIM3	XOR activation	
TIM5	One Pulse Mode	
TIM9 TIM10		
TIM11	Configuration	
	Derest Conformation	
Conn >	Reset Computation	
Multi >	Configure the below parameters	Settings 🛛 🕑 DMA Settings
6 × X	Q Search (CitHP) Q Q	0
Com 7	 ✓ Counter Settings 	0
Middl >	Prescaler (PSC - 16 bits value) 0	
	Counter Mode Up	
	Internal Clock Division (CKD) No Division	
	auto-reload preload Disable	
	Slave Mode Controller ETR mode 1)
	Master/Slave Mode (MSM bit) Disable (Trigg	er input effect not delayed)
	Trinner Event Selection Reset // IG hit	from TIMy EGRI

4.3.2 Periodic Interrupt Timer (PIT)

The periodic interrupt timer triggers the ToF measurement periodically. By using a dynamic configuration of the prescaler and the counter value, a 16-bit counter should be sufficient. The example uses the 16-bit counter TIM4.

This timer is set up as follows:

- It should be in normal mode.
- The counting direction does not really matter, DOWN is selected.

- The prescaler and counter values are set dynamically later when activating the counter.
- An interrupt is generated when the counter reaches 0.

Figure 24: Configuration of the PIT Timer in the IDE

- 8 6 8) • 🤻 • 🗟 🚱 💩 1 🕸 • 🏊 • 1 🛷 • 1 🖉 • 1 🖉	\$ \$ • • • + 1 1
		Quick Access 🔡 🔂
.c main.c	🚾 *Argus_ExampleApp_STM32F401.ioc ⊗	- 8
Pinout & Co	Infiguration Clock Configuration Project Ma	anager Tools
A	dditional Software 🛛 🗸 Pinout	
Q	TIM4 Mode and Configu	ration
A->Z	Mode	1
Categories	Slave Mode Disable	\sim
S >	Trigger Source Disable	~
A>	Internal Clock	
	Channel1 Disable	\sim
Ti Y	Channel2 Disable	Ý
PTO	Channel3 Disable	~
TIM1	Channel4 Disable	~
TIM2	Combined Channels Disable	Ŷ
TIM4	XOR activation	
TIM5 TIM9	One Pulse Mode	
TIM10		
TIM11	Configuration	
	Reset Configuration	
C >	Parameter Settings Q User Constants Q NV	IC Settings
M >	Configure the below parameters :	
0.	Q Search (Cdi+E) 0 0	A
	Counter Settings	
M >	Prescaler (PSC - 16 bits value) SystemCo	oreClock / 1000000 - 1
1.1	Counter Mode Down Counter Period (AutoReload Regi 0	
	Internal Clock Division (CKD) No Divisio	n
	auto-reload preload Disable	
	Master/Slave Mode (MSM bit) Disable (T	rigger input effect not delayed)
	Trigger Event Selection Enable (C	NT_EN)

4.4 Optional: UART

To be able to log from the example application, the UART interface must be set up. The demostation applications use the UART to stream data using a serial connection that can be displayed on a connected PC. To completely follow the instructions in this guide, the UART implementation is mandatory. However, you can use a different approach to extract the measurement data or directly reuse it in the program. The AFBR-S50 API does not depend on the UART interface, and, thus, it is marked as optional module.

The implementation of the UART layer as demonstrated here does not result in an actual serial line, but it is a virtual serial line provided over the USB port.

For the UART, the default settings are a good starting point (8N1). The default baud rate of 115,200 could also be increased to be able to log even at high frame rates.

The configuration in the IDE looks like the following figure.





As for SPI, you want to be able to use DMA for sending, so the DMA must also be set up.





Figure 26: DMA Settings for UART in the IDE

				Quick ricco		
c main.c c spi.c	_c s2pi.c _c *main.cArgus_E	xampl 🛛 🖸 board.c	Th cop.h Th	gpio.h "44		
Pinout & Configura	tion Clock Configuration	Project	Manager		Tools	
	Additional Software	Y Pinout		* 		
Q	e l	USART2 Mode and	Configuration			
Categories A->Z	bi mana ana ana ana ana ana ana ana ana an	Mode				
Suctam Cara	Mode Asynchronous					~
Oystern Oore	a second second second a success of					
	Hardware Flow Control (RS232))isable				~
Analog >	Hardware Flow Control (RS232))isable				v
Analog >	Hardware Flow Control (RS232))isable				~
Analog > Timers >	Hardware Flow Control (RS232)	Configurati	on			~
Analog > Timers > Connectivity	Hardware Flow Control (RS232) [Disable Configurati	on		_	×1
Analog → Timers → Connectivity	Hardware Flow Control (RS232) [Disable Configurati	on			<u> </u>
Analog > Timers > Connectivity I2C1	Hardware Flow Control (RS232) [Reset Configuration	Configurati Constants ⊙ NVIC SI	on	Settings 🛛 📀 (GPIO Setting	32
Analog > Timers > Connectivity 12C1 12C2 12C3	Hardware Flow Control (RS232)	Configurati Constants ONVIC SL	on	Settings 🛛 🥥 (GPIO Setting)s
Analog > Timers > Connectivity I2C1 I2C2 I2C3 SDIO	Hardware Flow Control (RS232) [Reset Configuration Parameter Settings © User DMA Request	Configurati Constants ONVIC SL Stream	on DIMA Direction	Settings 🔷 O	GPIO Setting Priority	21
Analog > Timers > Connectivity I2C1 I2C2 I2C3 SDIO SPI1 SDI2	Hardware Flow Control (RS232) [Reset Configuration Parameter Settings © User DMA Request USART2_RX DMA1 USART2_TX DMA1	Configurati Constants ONVIC SI Stream Stream 5 Per Stream 6 Met	on Direction Direction Direction Direction	Settings 💽 🖉	3PIO Setting Priority)S
Analog > Timers > Connectivity I2C1 I2C2 I2C3 SDIO SPI1 SPI2 SPI3	Hardware Flow Control (RS232) [Reset Configuration Parameter Settings User DMA Request USART2_RX DMA1 USART2_TX DMA1	Configurati Constants ONVIC SI Stream Stream 5 Per Stream 6 Mei	on Direction Direction ipheral To Memory mory To Peripheral	Settings 💽 C	GPIO Setting Priority	35

4.5 Interrupt Configuration

Now all devices have been set up, but they also depend on interrupts that must be configured:

- The DMA transmit and receive complete interrupts for the SPI interface
- The external interrupt for the AFBR-S50 device
- The timer interrupt for the Periodic Interrupt Timer
- The DMA transmit and receive complete interrupt for the UART interface

All of these interrupts can be assigned with a preemptive priority: interrupts with a lower priority number actually have a higher priority.

Of the previously mentioned interrupts, the UART DMA interrupts have the highest priority (after crucial system interrupts, which should be left at the maximum priority 0). This is due to the fact that the API might send status and error log messages from interrupt service routines that should not yield in dead locks.

The SPI DMA interrupts have the second highest priority. Because the complete indication in the STM HAL layer for an SPI transmit and receive operation is connected to the SPI receive DMA, handle the transmission complete indication first, because it has the highest priority.

Next, handle the data ready indication of the device (external interrupts) and the start a new measurement (timer interrupt).

After that, the system interrupts that are not critical follow. Here, this is only the SysTick interrupt for the internal clock with a frequency of 1000 Hz.

Therefore, the following table shows the interrupt configuration.



Table 2: Interrupt Priorities

Interrupt	Priority
Critical System Interrupts	0
UART Rx Interrupts	1
UART Tx Interrupts	2
SPI DMA Transmit Complete	3
SPI DMA Receive Complete	4
External Interrupt	5
Periodic Interrupt Timer	6
SysTick Timer Interrupt	7

NOTE: If you have fewer interrupt priorities available on your system, it is not required to use such a differentiated interrupt scheme: External and PIT can share the same priory, UART Rs and Tx also, and on most platforms, SPI Tx and Rx interrupts can have the same priority, too.

Step 13. Configuring the Interrupts in the IDE

The configuration in the IDE for these values look like those in the following figure.





Figure 27: Interrupt Priority Configuration in the IDE (1)

rgus_ExampleApp_STM32F	401.ioc 🔀		-	
Pinout & Configurati	on Clock Configuration	Project Manager	<u> </u>	Tools
	✓ Software Packs ✓	Pinout		
1	NVIC	Mode and Configuration		
A->Z		Configuration		
ategorien 🔷 NV	IC 🛛 📀 Code generation			
Syst Y Priority	Group 4 bits for pre-emption	Premption Priority and Sub	Priority	Sort by interrupts names
		, riomption rineity and out	- noncy	
DMA Search	Show 🖸 🖸 Show	only enabled interrupts		Force DMA channels Inte
GPIO	NN/IC Interrupt Table	Enable		memotion Drintity Sub Dr
IWDG	invito interrupt i auto			reemption r nonty Odd r i
Non ma	skable interrupt	2	0	0
A SYS	It interrupt	¥.	0	U
WWD(Memory	management fault	2	0	0
Pre-tetcl	n fault, memory access fault	v.	0	0
Undefine	d instruction or illegal state	2	0	0
nalog > System	service call via SWI instruction	2	0	0
Debug n	nonitor		0	0
imers > Pendabl	e request for system service	~	0	0
PVD inte	errupt through EXII line 16		0	0
Conn Y Flash gl	obal interrupt		0	0
RCC glo	bal interrupt		0	0
TIM2 gld	bal interrupt		0	0
SPI1 gld	bal interrupt	<u> </u>	0	0
I2C2 EXTI line	[15:10] interrupts		0	0
SDIO TIM5 gld	bal interrupt		0	0
/ SPI1 FPU glo	bal interrupt		0	0
SPI2 DMA1 s	tream5 global interrupt		1	0
SPI3 USART2	global interrupt	✓	1	0
USAR' DMA1 s	tream6 global interrupt	2	2	0
VUSAR' DMA2 s	tream3 global interrupt	2	3	0
USAR DMA2 s	tream0 global interrupt		4	0
USB_(EXTI line	[9:5] interrupts	Image: A state of the state	5	0
TIM4 glo	bal interrupt		6	0
Time ba	se: System tick timer	2	7	0

NOTE:

- To enable certain interrupts, you might need to disable the Show only enabled interrupts option on top of the • list to see all available interrupts.
- The NVIC configuration warning that states Preemption priorities have been reset to 0 as FREERTOS is deselected. can be ignored.

Additionally, to simplify the implementation of the following interrupts, the handlers must be automatically generated and added to the project.



Figure 28: Interrupt Priority Configuration in the IDE (2)

Argus_ExampleApp_S	TM32F401.ioc 🕅				- 0
Pinout & Configu	ration Clock Configuration	Project Manager		Tools	
	Additional Software	✓ Pinout			
a	N	VIC Mode and Configuration			
Categories A->Z	and the second se	Configuration			
System Core	Code generation				
	Enabled interrupt table	lect for init sequence or 🗹	Generate IRQ ha	Call HAL han	
DMA	Non maskable interrupt				
GPIO	Hard fault interrupt				
IWDG	Iviemory management fault		24		
NVIC	Pre-retch tault, memory access t				
RCC	System conice call via SWI instr		121		
MMDG	Debug monitor	E	100	H	
WWDG	Pendable request for system ser				
	Time base: System tick timer				
Analog >	DMA1 stream5 global interrupt				
	DMA1 stream6 global interrupt				
Timers >	EXTI line[9:5] interrupts			S	
	TIM4 global interrupt			V	
Connectivity >	USART2 global interrupt				
1.	DMA2 stream0 global interrupt				
Multimedia >	DMA2 stream3 global interrupt				
Computing >	Interrupt unmasking ordering table (interru	pt init code is moved after all th	ne peripheral init	code)	
APRIL N	Rank	intern	upt name	f	
		=1 =t			

4.6 Code Generation

The final step is now to trigger the code generation function from the API.

Step 14. Setting the Code Generation Options

There are three relevant options for the code generation:

- As we want to adapt a different project, the main() function should not be generated automatically, because this would be conflicting otherwise.
- The heap and stack sizes must be increased to sufficient values of 1 kB and 4 kB, respectively.
- The hardware initializations should be generated in separate files to identify them more easily.

These settings can be made in the Project Manager tab.



Pinout & Configuration	n Clock Configuration	Project Manager	Tools
Project	iject Settings- oject Name gus_ExampleApp_STM32F401 oject Location (Users\chberger\STM32CubeIDE\worksp	ace_argus	
ode Generator	plication Structure Wanced SIchain Folder Location User	Do not generate the main()	
vanced Settings	M32CubelDE V ker Settings nimum Heap Size nimum Stack Size	🗹 Generate Under Rool	
Mc Mc ST Fir	u and Firmware Package u Reference M32F401RETx mware Package Name and Version M32Cube FW_F4 V1.26.2	✓ Use latest available version	

Figure 29: Preventing the Generation of main()



Figure 30: Forcing Separate Initialization Files

e main e hi main h	C sin C stm 32fAve b		Arous Exampl	». =
Pinout & Configurat	ion Clock Configur	Project	Vanager	Jools
T mode & Conliguiat		i i i i judici	wanagen	10013
	Generated files			_
	Generate peripheral initializati	on as a pair of '.	c/.h' files per peripheral	J
	Backup previously generated	hies when re-ger	nerating	
Code Generator	Reep User Code when re-gen	erating	apported	
	Delete previously generated in	co when not re	generated	
	HAL Settings			
	Set all free pins as analog (to	optimize the por	wer consumption)	
	Enable Full Assert			
Advanced Cettings				
Advanced Settings	Template Settings			
	Select a template to generate cus	tomized code		Settings

Step 15. Performing the Code Generation

The code generation can simply be started by saving the configured setup and then confirming the code generation in the dialog box, or it can also manually triggered by pressing Alt + K.

Figure 31: Confirming the Automatic Code Generation

DE Question		×
Do you want generate Code?		
Remember my decision		
	Yes	No

The code generation now creates several files in the Core folder.



Figure 32: Generated Files in the IDE



These files contain the configurations shown in the following table.

Table 3:	Description	of Source	Files	Generated	by the	IDE

www.aptechnologies.co.uk

Path	Functions to Be Called	Description	
Core/Inc/dma.h	MX_DMA_Init()	DMA initialization for all peripherals (UART and SPI), with interrupt settings	
Core/Src/dma.c			
Core/Inc/gpio.h	MX_GPIO_Init()	Initialization for all GPIO lines not assigned to other controllers (chip select and external interrupt), with interrupt settings for the latter	
Core/Src/gpio.c			
Core/Inc/spi.h	MX_SPI1_Init()	Setup of the SPI controller and the used GPIO lines	
Core/Src/spi.c		operated by the SPI controller (CLK, MISO, MOSI)	
Core/Inc/tim.h	MX_TIM2_Init()	Setup of the timers used for the lifetime counter (LTC) and the periodic interrupt timer (PIT), including the interrupt settings for the latter	
Core/Src/tim.c	MX_TIM4_Init()		
	MX_TIM5_Init()		
Core/Inc/usart.h	MX_USART2_UART_Init()	Setup of the UART controller and the used GPIO lines operated by the UART controller	
Core/Src/usart.c			
Table 3: Description of Source Files Generated by the IDE (Continued)

Path	Functions to Be Called	Description
Core/Inc/main.h	SystemClock_Config()	Setup of the board clock configurations
Core/Src/main.c		
Core/Src/stm32f4xx_it.c	MX_DMA_Init()	Generated interrupt handlers for the configured interrupts, forwarding the interrupts to the STM32 hardware abstraction layer (HAL)
Core/Src/syscalls.c Core/Src/sysmem.c		Minimum required system calls and system memory calls to support the C standard
Core/Src/stm32f4xx_hal_msp.c		Internally called function for the hardware abstraction layer setup.
Core/Src/system_stm32f4xx.c		Generated system specific initialization, automatically called from startup code
Startup/startup_stm32f401retx.s		Generated board startup code



Chapter 5: Adapting the Generated Data to the Argus API

The next steps are to create the functions required by the API hardware layer interfaces to satisfy the requirements of the AFBR-S50 library.

To simplify the process, only the most essential header files are created for the STM32 platform. This situation creates the need to slightly edit the examples in terms of include directives and initialization code.

Step 16. Adding the Required Include Paths

To be able to find the include files, they must be set up in the include path. The following table shows the paths that are to be added.

Table 4: Additional Include Paths

Path	Description
C:\AFBR-S50-API-main\AFBR-S50\Include	Path to the API include files
Арр	Path to application include files
Platform	Path to platform

NOTE: The actual path may change depending on the actual repository root or installation directory. Example installation folder for the case of a cloned or downloaded github repository. Use <*INSTALL_DIR*>\Device\API\AFBR-S50\Include if you have used the standard SDK installation.





Figure 33: Added Include Paths in the IDE

Access the project configuration menu by right-clicking on the project in the Project Explorer and selecting Properties.



NOTE: Make sure to select [All configurations] before setting the path.

Step 17. Adding the AFBR-S50 Library

To be able to link against the AFBR-S50 library, it must be added to the build.

First, add the library path similar to the include path.

Table 5: Additional Include Paths

Path	Description
C:\AFBR-S50-API-main\AFBR-S50\Lib	Path to the API library files
NOTE: Example installation path for the case of a cloned or downloaded github repository. If you have used a standard SDK installation, use	
C:\Program Files (x86)\Broadcom\AFBR-S50 SDK\Device\API\AFBR-S50\Lib.	

Figure 34: Added Library Path in the IDE

ype filter text	Paths and Symbols	\$ + \$ +
 Resource Builders C/C++ Build C/C++ General Code Analysis Documentation 	Configuration [All configurations]	Configurations.
File Types Formatter	C:\AFBR-S50-API-main\AFBR-S50\Lib	Add
Indexer		Edit
Paths and Symbols		Delete
Preprocessor Include Pat CMSIS-SVD Settings		Export
Refactoring History		Move Up
Kun Debug Settings		Mave Dawn
	The settings are not used by indexer (MBS prosabled on 'Preprocessor Include Paths' page). Show built-in values String List Mode: <u>Conjunction</u> + <u>Modify</u>	
	Restore Default	s Apply

Now, add the library itself.



Figure 35: Added AFBR-S50 Library in the IDE

		- 1
type filter text	Paths and Symbols	0.04.
 > Resource Builders ✓ C/C++ Build Build Variables Environment 	Configuration [All configurations] Mana Mana Includes # Simpo = Libraries = Library Paths @ Source Location @ References	ge Configurations
Logging Settings	™afbrs50_m4_fpu	Add
✓ C/C++ General		Edit
Documentation		Delete
File Types		Explort
Indexer		When the
Language Mappings Paths and Symbols Preprocessor Include Paths, Macro CMSIS-SVD Settings Project References Run/Debug Settings		Maye Driver
	Using relative paths is ambiguous and not recommended. It can cause unexpected effects. Show built-in values String List Mode: Conjunction + Mo	dify
¢ >	Restore Defaults	Apply
(?)	Apply and Close	Cancel

The library name depends on the actual architecture. In case of STM32F401RE, the Cortex-M4 incl. Hardware Floating-Point unit is used. Find more details on the different library variants in the MCU Porting Guide > Architecture Compatibility section in the API Reference Manual.

NOTE: In SDK v1.0.x, only a Cortex-M0 library was available. Still all Cortex-Mx variants are supported using the soft floating-point ABI. See Section A.1, Setting Up Floating-Point ABI for Soft Floating Point Usage.

5.1 IRQ API

The IRQ API is simple and only provides the AFBR-S50 library and the following hardware implementations with a way to lock all interrupts temporarily.

Step 18. Creating the IRQ Files

The IRQ API is implemented in a new header/source file pair within the Platform folder. Thus, create a new header file called irg.h and a new source file called irg.c in the Platform folders.

Step 19. Implementing the IRQ Header File

The irq.h header file is very simple, it inherits from the argus_irq.h header file provided by the AFBR-S50 API in the Platform folder.



Listing 1: File "Platform/irq.h" - Implementing the IRQ header file #ifndef IRQ_H_ #define IRQ_H_ #include "platform/argus_irq.h" #endif /* IRQ_H_ */

Step 20. Implementing the IRQ Locking

The implementation is simple and does not have many dependencies. The implementation follows the instructions given in the documentation of the argus_irq.h header file.

```
Listing 2: File "Platform/irq.c"
```

```
#include "irq.h"
#include "main.h"
/*! Global lock level counter value. */
static volatile int g_irq_lock_ct;
* @brief Enable IRQ Interrupts
* @details Enables IRQ interrupts by clearing the I-bit in the CPSR.
         Can only be executed in Privileged modes.
* @return
void IRQ_UNLOCK(void)
{
  if (--g_irq_lock_ct <= 0)</pre>
  {
     g_irq_lock_ct = 0;
     __enable_irq();
  }
}
* @brief Disable IRQ Interrupts
*
* @details Disables IRQ interrupts by setting the I-bit in the CPSR.
        Can only be executed in Privileged modes.
* @return
void IRQ_LOCK(void)
{
  ___disable_irq();
  g_irq_lock_ct++;
```

5.2 S2PI API

Step 21. Creating the S2PI Files

The S2PI API is implemented in a new header/source file pair within the Platform folder. Thus, create a new header file called s2pi.c in the Platform folders.

Step 22. Implementing the S2PI Header File

The s2pi.h header file basically inherits from the argus_s2pi.h header file provided by the AFBR-S50 API in the Platform folder and adds an initialization function for the module.

Step 23. Adding the S2PI Includes

First, the headers declaring the API functions to be implemented are included. This means the API header and the header for the generated implementation.

Listing 4: File	-isting 4: File "Platform/s2pi.c" – Include statements		
#include	"s2pi.h"		
#include	"dma.h"		
#include	"gpio.h"		
#include	"spi.h"		
#include	"irq.h"		

Step 24. Implementing the S2PI Data Structures

Next, a data structure is defined that holds all the data for one SPI module.

The following information is contained:

- The current status of the device
- The callback function after an SPI transfer
- A parameter for this callback function
- The callback function after an external interrupt from the device
- A parameter for that callback function

- The alternate mode of the GPIOs for SPI mode
- A mapping of all used logical pins to GPIO pins and ports

The first part is a mapping type for the pins and ports.

```
Listing 5: File "Platform/s2pi.c" – SPI GPIO pin mapping
```

```
/*! A structure that holds the mapping to port and pin for all SPI modules. */
typedef struct
{
    /*! The GPIO port */
    GPIO_TypeDef * Port;
    /*! The GPIO pin */
    uint32_t Pin;
}
s2pi_gpio_mapping_t;
```

Then there is the data structure with the parameters mentioned previously.

```
Listing 6: File "Platform/s2pi.c" – SPI data structure
   /*! A structure to hold all internal data required by the S2PI module. */
   typedef struct
   {
       /*! Determines the current driver status. */
       volatile status_t Status;
       /*! A callback function to be called after transfer/run mode is completed. */
       s2pi_callback_t Callback;
       /*! A parameter to be passed to the callback function. */
       void * CallbackData;
       /*! A callback function to be called after external interrupt is triggered. */
       s2pi_irq_callback_t IrqCallback;
       /*! A parameter to be passed to the interrupt callback function. */
       void * IrqCallbackData;
       /*! The alternate function for this SPI port. */
       const uint32_t SpiAlternate;
       /*! The mapping of the GPIO blocks and pins for this device. */
       const s2pi_gpio_mapping_t GPIOs[ S2PI_IRQ+1 ];
   }
   s2pi_handle_t;
```

Finally, the SPI settings in this data structure are initialized in an instance containing this data.

NOTE: If multiple devices should be supported, this should be implemented as an array.

The pin names are taken from the included platform/argus_s2pi.h. The actual values can be determined from the generated Core/Src/spi.c file.

Listing 7: File "Platform/s2pi.c" – SPI data object

```
s2pi_handle_t s2pi_ = { .SpiAlternate = GPIO_AF5_SPI1,
                        .GPIOS = { [ S2PI_CLK ] = { GPIOA, GPIO_PIN_5 },
                                   [S2PI_CS] = \{GPIOB, GPIO_PIN_6\},\
                                   [S2PI_MOSI] = \{ GPIOA, GPIO_PIN_7 \},
                                   [S2PI_MISO] = \{GPIOA, GPIO_PIN_6\},\
                                   [S2PI_IRQ] = \{ GPIOC, GPIO_PIN_7 \} \}
                                                                          };
```

Step 25. Implementing the S2PI Initialization

Next, the timer initialization routine is implemented.

The initialization function calls the generated hardware initializations for the GPIO, DMA, and SPI layers. This guide assumes that only a single SPI device is attached, so it does not have an SPI slave identifier as argument. The helper function to set the baud rate (defined as follows) is set to determine the settings for the baud rate. The baud rate also does not change and is kept to the values set in the creation of the HAL in the previous section. To get the GPIO module into a defines state, the S2PI_GetGPIOMode helper function is used to switch the GPIO mode on and off. A prototype for the function is provided and the actual implementation follows later.

NOTE: The comments are copied from the prototype in platform/argus_s2pi.h.

```
Listing 8: File "Platform/s2pi.c" – S2PI Initialization Code
  static void S2PI_SetGPIOMode(bool gpio_mode);
  * @brief
           Initialize the S2PI module.
   *
    @details Setup the board as an S2PI master, this also sets up the S2PI pins.
                The SPI interface is initialized with the corresponding default
                 SPI slave (i.e. CS and IRQ lines) and the specified baud rate.
    void S2PI_Init(void)
  {
       MX_DMA_Init();
       MX_SPI1_Init();
       MX_GPIO_Init();
       /*This resets the GPIO pins by toggling the GPIO mode on and off.*/
       S2PI_SetGPIOMode(true);
       S2PI_SetGPIOMode(false);
```



Step 26. Implementing the SPI Get Status Function

The current status of the SPI connection and operation mode (see the following) can also be queried.

```
Listing 9: File "Platform/s2pi.c" – SPI Status and Mode Query
  * @brief Returns the status of the SPI module.
   *
   * @return Returns the \link #status_t status\endlink:
            - #STATUS_IDLE: No SPI transfer or GPIO access is ongoing.
            - #STATUS_BUSY: An SPI transfer is in progress.
            - #STATUS_S2PI_GPIO_MODE: The module is in GPIO mode.
   *******
                                                        * * * * * * * * * * /
  status_t S2PI_GetStatus(void)
  {
     return s2pi_.Status;
```

Step 27. Implementing the SPI/GPIO Switch

Next, the switching between SPI and GPIO mode for the PINs is implemented.

As the CS (chip select) is already an ordinary GPIO, only the other pins are affected: CLK, MISO, and MOSI. Switching does not require too much setup. The mode must be changed from alternate (SPI) mode to push-pull output mode (GPIO) for CLK and MOSI and input mode (GPIO) for MISO. The SPI settings can be taken from the automatically generated HAL_SPI_MspInit() in the Core/Src/spi.c file, the GPIO setting is similar to the CS line setting in MX_GPIO_Init() in the Core/Src/gpio.c file.





```
Listing 10: File "Platform/s2pi.c" – Setting between SPI and GPIO mode
  * @brief Sets the mode in which the S2PI pins operate.
   * @details This is a helper function to switch the modes between SPI and GPIO.
   * @param gpio_mode Enables the GPIO mode: true for GPIO, faluse for SPI.
  ****
  static void S2PI_SetGPIOMode(bool gpio_mode)
  {
      GPIO_InitTypeDef GPIO_InitStruct;
      GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
      GPIO_InitStruct.Alternate = s2pi_.SpiAlternate;
      /* *** OUTPUT pins *** */
      GPIO_InitStruct.Mode
                          = gpio_mode ? GPIO_MODE_OUTPUT_PP : GPIO_MODE_AF_PP;
      /* SPI CLK */
      GPIO_InitStruct.Pin
                            = s2pi_.GPIOs[S2PI_CLK].Pin;
      HAL_GPIO_Init(s2pi_.GPIOs[S2PI_CLK].Port, &GPIO_InitStruct);
      /* SPI MOSI */
      GPIO_InitStruct.Pin = s2pi_.GPIOs[S2PI_MOSI].Pin;
      HAL_GPI0_Init(s2pi_.GPI0s[S2PI_MOSI].Port, &GPI0_InitStruct);
      /* *** INPUT pins *** */
      GPIO_InitStruct.Mode
                         = gpio_mode ? GPIO_MODE_INPUT : GPIO_MODE_AF_PP;
      /* SPI MISO */
      GPIO_InitStruct.Pin
                            = s2pi_.GPIOs[S2PI_MISO].Pin;
      HAL_GPIO_Init(s2pi_.GPIOs[S2PI_MISO].Port, &GPIO_InitStruct);
  }
```



Now, this can be used to implement the capturing of the GPIOs (switching to GPIO mode). Note that the state is checked if it is currently STATUS_IDLE (SPI mode) and changed to STATUS_S2PI_GPIO_MODE while the interrupts are locked.

```
Listing 11: File "Platform/s2pi.c" – Switching the GPIO mode
  * @brief Captures the S2PI pins for GPIO usage.
   * @details The SPI is disabled (module status: #STATUS_S2PI_GPIO_MODE) and the
            pins are configured for GPIO operation. The GPIO control must be
             release with the #S2PI_ReleaseGpioControl function in order to
             switch back to ordinary SPI functionality.
   * @return Returns the \link #status_t status\endlink (#STATUS_OK on success).
                                   status_t S2PI_CaptureGpioControl(void)
  {
      /* Check if something is ongoing. */
      IRQ_LOCK();
      status_t status = s2pi_.Status;
      if (status != STATUS_IDLE)
      {
         IRQ_UNLOCK();
         return status;
      s2pi_.Status = STATUS_S2PI_GPIO_MODE;
      IRQ_UNLOCK();
      /* Note: Clock must be HI after capturing */
      HAL_GPIO_WritePin(s2pi_.GPIOs[S2PI_CLK].Port, s2pi_.GPIOs[S2PI_CLK].Pin, GPIO_PIN_SET);
      S2PI_SetGPIOMode(true);
      return STATUS_OK;
```



To switch back to SPI mode, there is the reverse status change.

Listing 12: File "Platform/s2pi.c" – Switching the SPI mode

```
Releases the S2PI pins from GPIO usage and switches back to SPI mode.
 * @brief
 * @details The GPIO pins are configured for SPI operation and the GPIO mode is
         left. Must be called if the pins are captured for GPIO operation via
          the #S2PI_CaptureGpioControl function.
 * @return Returns the \link #status_t status\endlink (#STATUS_OK on success).
 ++++++
                                                       * * * * * * * * * * * * * * * * /
status_t S2PI_ReleaseGpioControl(void)
{
   /* Check if something is ongoing. */
   IRQ_LOCK();
   status_t status = s2pi_.Status;
   if (status != STATUS_S2PI_GPIO_MODE)
   {
       IRQ_UNLOCK();
       return status;
   }
   s2pi_.Status = STATUS_IDLE;
   IRQ_UNLOCK();
   S2PI_SetGPIOMode(false);
   return STATUS_OK;
}
```

Step 28. Implementing the GPIO Access

GPIO access is required to access the devices' EEPROM. The EEPROM interface is multiplexed to the SPI pins to reduce the number of physical lines required. However, the interface that is understood by the EEPROM is not compatible with the SPI interface and, thus, the interface is emulated in software using GPIO toggling.

NOTE: The timing requirements for the EEPROM interface might require the GPIO access to be slowed down. This can be achieved by an artificial delay for each GPIO access through the S2PI layer. The default delay is 10 µs to achieve a baud rate of approximately 100 kHz. Because the EEPROM is only read once upon device initialization, the exact timing is not essential for the measurement performance.

```
Listing 13: File "Platform/s2pi.c" - Helper macro for the delay

/*! An additional delay to be added after each GPIO access in order to decrease

* the baud rate of the software EEPROM protocol. Increase the delay if timing

* issues occur while reading the EERPOM.

* e.g. Delay = 10 µsec => Baud Rate < 100 kHz */

#ifndef S2PI_GPIO_DELAY_US

#define S2PI_GPIO_DELAY_US 10

#endif

#if (S2PI_GPIO_DELAY_US == 0)

#define S2PI_GPIO_DELAY() ((void)0)

#else

#include "utility/time.h"

#define S2PI_GPIO_DELAY() Time_DelayUSec(S2PI_GPIO_DELAY_US)

#endif
```

With this delay, reading and writing can be implemented.

Listing 14: File "Platform/s2pi.c" – Writing pins in GPIO mode

```
* @brief
         Writes the output for a specified SPI pin in GPIO mode.
 * @details This function writes the value of an SPI pin if the SPI pins are
         captured for GPIO operation via the #S2PI_CaptureGpioControl previously.
* @param slave The specified S2PI slave.
 * @param pin The specified S2PI pin.
 * @param value The GPIO pin state to write (0 = low, 1 = high).
 * @return Returns the \link #status_t status\endlink (#STATUS_OK on success).
status_t S2PI_WriteGpioPin(s2pi_slave_t slave, s2pi_pin_t pin, uint32_t value)
{
   /* Check if pin is valid. */
   if (pin > S2PI_IRQ || value > 1)
       return ERROR_INVALID_ARGUMENT;
   /* Check if in GPIO mode. */
   if(s2pi_.Status != STATUS_S2PI_GPIO_MODE)
       return ERROR_S2PI_INVALID_STATE;
   HAL_GPIO_WritePin(s2pi_.GPIOs[pin].Port, s2pi_.GPIOs[pin].Pin, value);
   S2PI_GPIO_DELAY();
   return STATUS_OK;
```



Reading is similar.

```
Listing 15: File "Platform/s2pi.c" – Reading pins in GPIO mode
   Reads the input from a specified SPI pin in GPIO mode.
   * @brief
   * @details This function reads the value of an SPI pin if the SPI pins are
          captured for GPIO operation via the #S2PI_CaptureGpioControl previously.
   * @param slave The specified S2PI slave.
   * @param pin The specified S2PI pin.
   * @param value The GPIO pin state to read (0 = low, 1 = high).
   * @return Returns the \link #status_t status\endlink (#STATUS_OK on success).
  status_t S2PI_ReadGpioPin(s2pi_slave_t slave, s2pi_pin_t pin, uint32_t * value)
  {
      /* Check if pin is valid. */
      if (pin > S2PI_IRQ || !value)
          return ERROR_INVALID_ARGUMENT;
      /* Check if in GPIO mode. */
      if(s2pi_.Status != STATUS_S2PI_GPIO_MODE)
          return ERROR_S2PI_INVALID_STATE;
      *value = HAL_GPIO_ReadPin(s2pi_.GPIOs[pin].Port, s2pi_.GPIOs[pin].Pin);
      S2PI_GPIO_DELAY();
      return STATUS_OK;
```

Step 29. Implementing the CS Cycling

To cancel integration, the SPI CS line must be cycled. The function performing this is implemented here. Again, it checks if the device is currently idle.

- The SPI_WriteGpioPin() function cannot be reused, because it implements an additional artificial delay, and NOTE: only works in GPIO mode. You do not need to switch to GPIO mode here, because the CS line is set up as GPIO anyway.
- CAUTION! If, in your implementation, the CS line is controlled by the SPI, you must switch it to GPIO mode first and back afterwards.



```
Listing 16: File "Platform/s2pi.c" – Performing the SPI CS cycling
   * @brief
            Cycles the chip select line.
   * @details In order to cancel the integration on the ASIC, a fast toggling
            of the chip select pin of the corresponding SPI slave is required.
            Therefore, this function toggles the CS from high to low and back.
            The SPI instance for the specified S2PI slave must be idle,
   +
            otherwise the status #STATUS_BUSY is returned.
   * @param slave The specified S2PI slave.
   * @return Returns the \link #status_t status\endlink (#STATUS_OK on success).
   status_t S2PI_CycleCsPin(s2pi_slave_t slave)
  {
      /* Check the driver status. */
      IRQ LOCK();
      status_t status = s2pi_.Status;
      if ( status != STATUS_IDLE )
      {
         IRQ_UNLOCK();
         return status;
      }
      s2pi_.Status = STATUS_BUSY;
      IRQ_UNLOCK();
      HAL_GPIO_WritePin(s2pi_.GPIOs[S2PI_CS].Port, s2pi_.GPIOs[S2PI_CS].Pin, GPIO_PIN_RESET);
      HAL_GPIO_WritePin(s2pi_.GPIOs[S2PI_CS].Port, s2pi_.GPIOs[S2PI_CS].Pin, GPIO_PIN_SET);
      s2pi_.Status = STATUS_IDLE;
      return STATUS_OK;
  }
```

Step 30. Implementing the SPI Transfer Start

As previously designed, the SPI transfer is performed by DMA. Therefore, the SPI transfer is only started with the transfer function, and the completion is indicated by an interrupt.

Here, the function to start the SPI transfer is implemented. First, the arguments are checked and the slave. The callback and its data are stored for the interrupts later. Then the SPI CS signal is asserted (set low) and the transfer is started.

- **NOTE:** If the data should be transmitted only, there is no valid receive buffer, so a different function must be triggered to transmit only.
- CAUTION! Some of the SPI transmissions are very short, so the completion interrupt comes early with fast SPI speeds. If an interrupt, even a low-priority interrupt like SysTick, delays the setup marginally, the functions HAL SPI Transmit DMA() or HAL SPI TransmitReceive DMA() may not have unlocked the internal structure in the STM32 HAL before the completion interrupt occurs. Therefore, all interrupts are locked until these functions return by using the IRQ_Lock() and IRQ_Unlock() methods. This may also be necessary with other vendors' implementations.



```
Listing 17: File "Platform/s2pi.c" – Starting the SPI transfer
   Transfers a single SPI frame asynchronously.
   * @brief
    * @details Transfers a single SPI frame in asynchronous manner. The Tx data
             buffer is written to the device via the MOSI line.
              Optionally the data on the MISO line is written to the provided
              Rx data buffer. If null, the read data is dismissed.
             The transfer of a single frame requires to not toggle the chip
              select line to high in between the data frame.
              An optional callback is invoked when the asynchronous transfer
              is finished. Note that the provided buffer must not change while
              the transfer is ongoing. Use the slave parameter to determine
              the corresponding slave via the given chip select line.
   * @param
             slave The specified S2PI slave.
   * @param
             txData The 8-bit values to write to the SPI bus MOSI line.
   * @param rxData The 8-bit values received from the SPI bus MISO line
                    (pass a null pointer if the data don't need to be read).
   * @param
            frameSize The number of 8-bit values to be sent/received.
     @param callback A callback function to be invoked when the transfer is
                      finished. Pass a null pointer if no callback is required.
             callbackData A pointer to a state that will be passed to the
     @param
                          callback. Pass a null pointer if not used.
     @return Returns the \link #status_t status\endlink:
              - #STATUS_OK: Successfully invoked the transfer.
               - #ERROR INVALID ARGUMENT: An invalid parameter has been passed.
               - #ERROR_S2PI_INVALID_SLAVE: A wrong slave identifier is provided.
               - #STATUS_BUSY: An SPI transfer is already in progress. The
                              transfer was not started.
               - #STATUS_S2PI_GPIO_MODE: The module is in GPIO mode. The transfer
                                      was not started.
   status_t S2PI_TransferFrame(s2pi_slave_t spi_slave,
                             uint8_t const * txData,
                             uint8_t * rxData,
                             size_t frameSize,
                             s2pi_callback_t callback,
                             void * callbackData)
  {
      /* Verify arguments. */
      if (!txData || frameSize == 0 || frameSize >= 0x10000)
          return ERROR_INVALID_ARGUMENT;
      /* Check the driver status, lock if idle. */
      IRQ_LOCK();
      status_t status = s2pi_.Status;
      if (status != STATUS_IDLE)
      {
          IRQ_UNLOCK();
          return status;
      }
      s2pi_.Status = STATUS_BUSY;
      IRQ_UNLOCK();
```

```
/* Set the callback information */
    s2pi_.Callback = callback;
    s2pi_.CallbackData = callbackData;
    /* Manually set the chip select (active low) */
   HAL_GPIO_WritePin(s2pi_.GPIOs[S2PI_CS].Port, s2pi_.GPIOs[S2PI_CS].Pin, GPIO_PIN_RESET);
   HAL_StatusTypeDef hal_error;
    /* Lock interrupts to prevent completion interrupt before setup is complete */
    IRQ LOCK();
    if (rxData)
        hal_error = HAL_SPI_TransmitReceive_DMA(&hspi1, (uint8_t *) txData, rxData, (uint16_t)
frameSize);
    else
        hal_error = HAL_SPI_Transmit_DMA(&hspi1, (uint8_t *) txData, (uint16_t) frameSize);
    IRQ_UNLOCK();
    if (hal_error != HAL_OK)
        return ERROR_FAIL;
   return STATUS_OK;
}
```

Step 31. Implementing the SPI Transfer Completion

The completion of the SPI transfer is signaled by DMA interrupts. These run into callback functions that must be defined here. The names and details are specific to the target platform.

Here, there are two different callbacks according to the initiated transfer (transmit only and transmit/receive). However, in the latter case, two DMA interrupts are actually received, but only the receive interrupt triggers the callback. Because the callback into the AFBR-S50 library can trigger the next transfer within the interrupt, you must ensure that both interrupts are actually handled, or setting up the next transfer could fail. To achieve this, the real callback is only triggered if the transmit interrupt was already handled. Otherwise, the transmit callback is set up to trigger the final callback.

The real callback is triggered using a common helper function that also features a status. In addition, it resets the SPI CS signal (high) to indicate the end of the transfer.



```
Listing 18: File "Platform/s2pi.c" – Triggering the provided callback function
  ****
             Triggers the callback function with the provided status.
   * @brief
   * @details It first checks if a callback function is present,
            otherwise it returns immediately.
            The callback function is reset to 0, and must be set up again
            for the next transfer, if required.
   * @param
           status The status to be provided to the callback funcition.
   * @return
              Returns the status received from the callback function
   static inline status_t S2PI_CompleteTransfer(status_t status)
  {
      s2pi_.Status = STATUS_IDLE;
      /* Deactivate CS (set high), as we use GPIO pin */
     HAL_GPIO_WritePin(s2pi_.GPIOs[S2PI_CS].Port, s2pi_.GPIOs[S2PI_CS].Pin, GPIO_PIN_SET);
      /* Invoke callback if there is one */
      if (s2pi_.Callback != 0)
      {
         s2pi_callback_t callback = s2pi_.Callback;
         s2pi_.Callback = 0;
         status = callback(status, s2pi_.CallbackData);
      return status;
```



Based on this, the callbacks from the interrupts can be implemented.

```
Listing 19: File "Platform/s2pi.c" – Implementation of the SPI completion callbacks
   /**
     * @brief Tx Transfer completed callback.
     * @param hspi pointer to a SPI_HandleTypeDef structure that contains
               the configuration information for SPI module.
     * @retval None
     * /
   void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
   {
       S2PI_CompleteTransfer(STATUS_OK);
   }
   /**
     * @brief DMA SPI transmit receive process complete callback for delayed transfer.
     * @param hdma pointer to a DMA_HandleTypeDef structure that contains
                     the configuration information for the specified DMA module.
     * @retval None
     */
   void SPI_DMATransmitReceiveCpltDelayed(DMA_HandleTypeDef *hdma)
   {
       SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
      HAL_SPI_TxCpltCallback(hspi);
   }
   /**
     * @brief Tx Transfer completed callback.
     * @param hspi pointer to a SPI_HandleTypeDef structure that contains
                     the configuration information for SPI module.
     * @retval None
     */
   void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
   {
      /* Note: This interrupt callback is always invoked by the RX interrupt from the HAL. However, the
   * order of RX and TX is not specified on the device. Occasionally, the RX interrupt occurs before
   * the TX interrupt which means the SPI transfer is not yet completely finished upon the occurrence
   * of the RX interrupt. Thus, the start of a new SPI transfer may fail, since the AFBR-S50 API
   * starts it right from the interrupt callback function.
   * In order to overcome the feature, the invocation of the API callback is scheduled to whatever IRQ
   * comes last: */
       if ( hspi->hdmatx->Lock == HAL_UNLOCKED ) /* TX Interrupt already received */
           HAL_SPI_TxCpltCallback(hspi);
       else /* There is still the TX DMA Interrupt we have to wait for */
           hspi->hdmatx->XferCpltCallback = SPI_DMATransmitReceiveCpltDelayed;
```



Step 32. Implementing the SPI Transfer Abort

The SPI transfer must also be able to be aborted before it is done. If no transfer is in progress, this is not an error, but nothing needs to be aborted.

```
Listing 20: File "Platform/s2pi.c" – Aborting the SPI transfer
  * @brief
           Terminates a currently ongoing asynchronous SPI transfer.
   * @details When a callback is set for the current ongoing activity, it is
            invoked with the #ERROR_ABORTED error byte.
   * @return Returns the \link #status_t status\endlink (#STATUS_OK on success).
                                                            ******/
   status_t S2PI_Abort(void)
  {
     status_t status = s2pi_.Status;
     /* Check if something is ongoing. */
     if(status == STATUS_IDLE)
     {
        return STATUS_OK;
     }
     /* Abort SPI transfer. */
     if(status == STATUS_BUSY)
     {
         HAL_SPI_Abort(&hspi1);
     }
     return STATUS_OK;
```

The callback function is triggered from the SPI abort callback.

```
Listing 21: File "Platform/s2pi.c" – Triggering the callback function on abort
   /**
     * @brief SPI Abort Complete callback.
     * @param hspi SPI handle.
     * @retval None
     */
   void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi)
   {
       S2PI_CompleteTransfer(ERROR_ABORTED);
```



Step 33. Implementing the SPI Transfer Error Handling

In case of an error, the callback function must be notified also. This is done from the SPI error callback.

Listing 22: File "Platform/s2pi.c" – Triggering the callback function on error

```
/**
 * @brief SPI error callback.
  * @param hspi pointer to a SPI_HandleTypeDef structure that contains
                  the configuration information for SPI module.
  * @retval None
  * /
void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
    S2PI_CompleteTransfer(ERROR_FAIL);
```

Step 34. Implementing the External Interrupt Handling

Finally, the external interrupt used by the AFBR-S50 device to indicate data must be implemented.

First, the callback function in case of this interrupt needs to be able to be set up.

Listing 23: File "Platform/s2pi.c" – Preparing the external interrupt callback

```
* @brief
        Set a callback for the GPIO IRQ for a specified S2PI slave.
*
  @param
        slave The specified S2PI slave.
  @param
        callback A callback function to be invoked when the specified
                    S2PI slave IRQ occurs. Pass a null pointer to disable
                    the callback.
* @param callbackData A pointer to a state that will be passed to the
                    callback. Pass a null pointer if not used.
* @return Returns the \link #status_t status\endlink:
          - #STATUS_OK: Successfully installation of the callback.
          - #ERROR_S2PI_INVALID_SLAVE: A wrong slave identifier is provided.
status_t S2PI_SetIrqCallback(s2pi_slave_t slave,
                        s2pi_irg_callback_t callback,
                        void * callbackData)
{
   s2pi_.IrqCallback = callback;
   s2pi_.IrqCallbackData = callbackData;
   return STATUS_OK;
```



Then, the possibility of reading the next interrupt line must be implemented.

•!*******	***************************************
* @brief	Reads the current status of the IRQ pin.
* @details	In order to keep a low priority for GPIO IRQs, the state of the
*	IRQ pin must be read in order to reliable check for chip timeouts.
*	
*	The execution of the interrupt service routine for the data-ready
*	interrupt from the corresponding GPIO pin might be delayed due to
*	priority issues. The delayed execution might disable the timeout
*	for the eye-safety checker too late causing false error messages.
*	In order to overcome the issue, the state of the IRO GPIO input
*	pin is read before raising a timeout error in order to check if
*	the device has already finished but the IRO is still pending to be
*	executed!
* @param	slave The specified S2PI slave.
* @return	Returns 1U if the IRO pin is high (IRO not pending) and OU if the
*	devices pulls the pin to low state (IRO pending).
* * * * * * * * * *	***************************************
	T PeadTropin(s2ni slave t slave)

Finally, the callback function must be set up.

```
Listing 25: File "Platform/s2pi.c" - Implementation of the external interrupt callback
    /***
    * @brief EXTI line detection callbacks.
    * @param GPIO_Pin Specifies the pins connected EXTI line
    * @retval None
    */
    void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
    {
        if (GPIO_Pin == s2pi_.GPIOs[S2PI_IRQ].Pin && s2pi_.IrqCallback)
        {
            s2pi_.IrqCallback(s2pi_.IrqCallbackData);
        }
    }
}
```

With this setup, the S2PI module is complete.

5.3 Timer API

Now, the API interface must be implemented.

Step 35. Creating the Timer Files

The Timer API is implemented in a new header/source file pair within the Platform folder. Thus create a new header file called timer.h and a new source file called timer.c in the Platform folders.

Step 36. Implementing the Timer Header File

The timer.h header file basically inherits from the argus_timer.h header file provided by the AFBR-S50 API in the platform folder and adds an initialization function for the module:

Listing 26: File "Platform/timer.h" – Implementing the Timer header file

Step 37. Adding the Timer Includes

First, the headers declaring the API functions to be implemented are included. This means the API header and the header for the generated implementation.

Listing 27: File "Platform/timer.c" - Include statements #include "tim.h" #include "timer.h"

Step 38. Implementing the Timer Initialization

Next, the timer initialization routine is implemented.

It calls the automatic hardware initialization for each timer.

Listing 28: File "Platform/timer.c" – Timer initialization

```
Initializes the timer hardware.
* @brief
* @return
void Timer_Init(void)
{
  /* Initialize the timers, see generated main.c */
  MX_TIM2_Init();
  MX_TIM4_Init();
  MX_TIM5_Init();
  /* Start the timers relevant for the LTC */
  HAL_TIM_Base_Start(&htim2);
  HAL_TIM_Base_Start(&htim5);
   HAL_DBGMCU_FREEZE_TIM2();
   HAL DBGMCU FREEZE TIM4();
   __HAL_DBGMCU_FREEZE_TIM5();
```

Step 39. Implementing the LTC Readout

The readout of the LTC timer is implemented. The prototype is found in platform/argus_timer.h.

It reads both chained timers and returns the value, possibly looping if a counter wraparound might have occurred.

```
Listing 29: File "Platform/timer.c" – Lifetime counter readout
```

```
* @brief
         Obtains the lifetime counter value from the timers.
 * @details The function is required to get the current time relative to any
          point in time, e.g. the startup time. The returned values \p hct and
          \p lct are given in seconds and microseconds respectively. The current
          elapsed time since the reference time is then calculated from:
          t_now [µsec] = hct * 1000000 µsec + lct * 1 µsec
*
         hct A pointer to the high counter value bits representing current
  @param
              time in seconds.
         lct A pointer to the low counter value bits representing current
*
  @param
               time in microseconds. Range: 0, ..., 999999 µsec
* @return -
void Timer_GetCounterValue(uint32_t * hct, uint32_t * lct)
{
   /* The loop makes sure that there are no glitches
     when the counter wraps between htim2 and htm2 reads. ^{\star/}
   do {
       *lct = __HAL_TIM_GET_COUNTER(&htim2);
      *hct = __HAL_TIM_GET_COUNTER(&htim5);
   }
   while (*lct > __HAL_TIM_GET_COUNTER(&htim2));
```

Step 40. Implementing the PIT Start/Stop

The PIT timer can be started and stopped by the appropriate API functions. The callback parameter and the period are stored. If a running timer is enabled with the same period, nothing should happen.

If the timer interval does not fit into the 16-bit timer with microsecond granularity, the prescaler is used to reduce the granularity and the period is reduced.



```
Listing 30: File "Platform/timer.c" – Setting up periodic interrupt timer
   /*! Storage for the callback parameter */
  static void * callback_param_;
   * @brief Starts the timer interval for a specified callback parameter.
   * @details Sets the callback interval for the specified parameter and starts
             the timer with a new interval. If there is already an interval with
             the given parameter, the timer is restarted with the given interval.
             If the same time interface as aleady set is passed, nothing happens.
             Passing an interval of 0 disables the timer.
   * @param
            dt_microseconds The callback interval in microseconds.
            param An abstract parameter to be passed to the callback. This is
   * @param
                     also the identifier of the given interval.
   * @return Returns the \link #status_t status\endlink (#STATUS_OK on success).
   status_t Timer_SetInterval(uint32_t dt_microseconds, void * param)
  {
      assert(dt_microseconds == 0 || dt_microseconds > 100);
      /* Disable interrupt and timer */
      callback_param_ = 0;
      HAL_TIM_Base_Stop(&htim4);
      ___HAL_TIM_DISABLE_IT(&htim4, TIM_IT_UPDATE);
      ___HAL_TIM_CLEAR_IT(&htim4, TIM_IT_UPDATE);
      if (dt_microseconds)
      {
          uint32_t prescaler = SystemCoreClock / 1000000U;
          while (dt_microseconds > 0xFFFF)
            dt_microseconds >>= 1U;
            prescaler <<= 1U;</pre>
          }
          assert(prescaler <= 0x10000U);</pre>
          /* Set prescaler and period values */
          ____HAL_TIM_SET_PRESCALER(&htim4, prescaler - 1);
          ____HAL_TIM_SET_AUTORELOAD(&htim4, dt_microseconds - 1);
          /* Enable interrupt and timer */
          callback_param_ = param;
          __HAL_TIM_ENABLE_IT(&htim4, TIM_IT_UPDATE);
          HAL_TIM_Base_Start(&htim4);
      }
      return STATUS_OK;
```



Step 41. Implementing the PIT Interrupt Handling

Finally, the interrupt caused by the expired PIT timer is handled, and the callback function is triggered, if defined.

```
Listing 31: File "Platform/timer.c" – PIT interrupt handling
   /*! Callback function for PIT timer */
  static timer_cb_t timer_callback_;
   * @brief Installs an periodic timer callback function.
   * @details Installs an periodic timer callback function that is invoked whenever
             an interval elapses. The callback is the same for any interval,
             however, the single intervals can be identified by the passed
             parameter.
             Passing a zero-pointer removes and disables the callback.
   * @param f The timer callback function.
   * @return Returns the \link #status_t status\endlink (#STATUS_OK on success).
   **********************************
  status_t Timer_SetCallback(timer_cb_t f)
  {
      timer_callback_ = f;
      return STATUS_OK;
  }
  /**
    * @brief Period elapsed callback in non-blocking mode
    * @param htim TIM handle
    * @retval None
    */
  void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
  {
      /* Trigger callback if the interrupt belongs to TIM4 and there is a callback */
      if (htim==&htim4 && timer_callback_)
      {
          timer_callback_(callback_param_);
      }
  }
```

5.4 Optional: UART API

Optionally, the UART interface can be implemented now. Implement the UART layers because they are used to stream the measurement data using a serial terminal in the example project.

Step 42. Creating the UART Files

The UART API is implemented in a new header/source file pair within the Platform folder. Thus, create a new header file called uart.h and a new source file called uart.c in the Platform folders.

Step 43. Implementing the UART Header File

The uart.h header file creates a simple interface to access the UART send functionality via a printf-like print function that accepts formatted string input. Beyond that, an initialization function and a GetStatus method is defined.

```
Listing 32: File "Platform/uart.h" – Implementing the UART header file
```

```
#ifndef UART_H_
#define UART_H_
#include <stddef.h>
#include <stdbool.h>
#include "api/argus_status.h" // definition of status_t
* @brief Initialize the Universal Asynchronous Receiver/Transmitter
           (UART or LPSCI) bus and DMA module
void UART_Init(void);
* @brief Reads the transmittion status of the uart interface
* @return Booleon value:
             - true: device is busy
             - false: device is idle
bool UART_ISTxBusy(void);
* @brief
      printf-like function to send print messages via UART.
* @details Defined in "driver/uart.c" source file.
            Open an UART connection with 115200 bps, 8N1, no handshake to
*
            receive the data on a computer.
* @param
       fmt_s The usual printf parameters.
* @return Returns the \link #status_t status\endlink (#STATUS_OK on success).
*****
                         status_t print(const char *fmt_s, ...);
#endif /* UART_H_ */
```

Step 44. Adding the UART Includes

First, the headers declaring the API functions to be implemented are included. This means the API header and the header for the generated implementation.

```
Listing 33: File "Platform/uart.c" - Include statements

#include "uart.h"

#include "irg.h"

#include "dma.h"

#include "usart.h"

#include <stdio.h>

#include <stdarg.h>
```

Step 45. Defining the UART Variables

Now there are several variables to be defined:

- An indication if a transfer is ongoing
- A buffer for formatting the output message

All of these can be static variables.

```
Listing 34: File "Platform/uart.c" – UART variable definitions
```

```
/*! The busy indication for the uart */
static volatile bool isTxBusy_ = false;
/*! The buffer for the uart print */
static uint8_t buffer_[1024];
```

Step 46. Implementing the UART Initialization

The UART initialization is completely generated in the Core/Src/usart.c file and only needs to be called; however, as the UART uses DMA, it also must be initialized first.

```
Listing 35: File "Platform/uart.c" – UART initialization
  Initialize the Universal Asynchronous Receiver/Transmitter
  * @brief
         (UART or LPSCI) bus and DMA module
  ********************************
  void UART_Init(void)
  {
    MX_DMA_Init();
    MX_USART2_UART_Init();
```

Step 47. Implementing the UART Send Operation

Now you can implement the transmission of the data using DMA. If the line is still busy, you can skip the transfer. An additional function is implemented to request the current TX line busy state.



```
Listing 36: File "Platform/uart.c" – UART send operation
  /*!********
                               * @brief
           Writes several bytes to the UART connection.
   * @param txBuff Data array to write to the uart connection
   * @param txSize The size of the data array
   * @return Returns the \link #status_t status\endlink (#STATUS_OK on success).
   static status_t UART_SendBuffer(uint8_t const * txBuff, size_t txSize)
  {
     /* Verify arguments. */
     if( !txBuff || txSize == 0 )
         return ERROR_INVALID_ARGUMENT;
     /* Lock interrupts to prevent completion interrupt before setup is complete */
     IRQ LOCK();
     if (isTxBusy_)
     {
           IRQ_UNLOCK();
           return STATUS_BUSY;
     }
     /* Set Tx Busy Status. */
     isTxBusy_ = true;
     HAL_StatusTypeDef hal_error = HAL_UART_Transmit_DMA(&huart2, (uint8_t*) txBuff, txSize);
     IRQ_UNLOCK(); // this must come after HAL_UART_Transmit_DMA to avoid race conditions w/ IRQs
     switch (hal_error)
     {
           case HAL_OK: return STATUS_OK;
           case HAL_BUSY: return STATUS_BUSY;
           case HAL_ERROR: return ERROR_FAIL;
           case HAL_TIMEOUT: return ERROR_TIMEOUT;
     }
     return STATUS_OK;
  }
  * @brief Reads the transmission status of the uart interface.
   * @return Boolean value:
   * -true: device is busy
   * -false: device is idle
                        * *******
  bool UART_IsTxBusy(void)
  {
        return isTxBusy_;
```

Step 48. Implementing the UART Send Completion

In the callback after the transmission, the status is set to idle again, and the requested callback is called, if there is one.

```
Listing 37: File "Platform/uart.c" – UART send completion
     * @brief Tx Transfer completed callbacks.
     * @param huart Pointer to a UART_HandleTypeDef structure that contains
                      the configuration information for the specified UART module.
     * @retval None
     */
   void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
   {
       isTxBusy_ = false;
```

Step 49. Implementing the Formatted Output Using print()

To be able to send data from the example application, the print() function is implemented to send the data over the UART interface.

```
Listing 38: File "Platform/uart.c" – UART formatted output
   * @brief printf-like function to send print messages via UART.
   * @details Defined in "driver/uart.c" source file.
              Open an UART connection with 8N1, no handshake to
             receive the data on a computer.
              The baud rate is specified in the project configuration via
              UART_BAUDRATE define. Usually its either 115200 or 2000000 bps.
   * @param
             fmt_s The usual printf parameters.
   * @return Returns the \link #status_t status\endlink (#STATUS_OK on success).
  status_t print(const char *fmt_s, ...)
   {
      while (UART_IsTxBusy()) __asm("nop");
      va_list ap;
      va_start(ap, fmt_s);
      int len = vsnprintf((char *) buffer_, sizeof(buffer_), fmt_s, ap);
      va_end(ap);
      if (len < 0) return ERROR_FAIL;</pre>
      status_t status = STATUS_BUSY;
      do
      ł
              status = UART_SendBuffer(buffer_, len);
      } while (status == STATUS_BUSY);
      return status;
```

Chapter 6: Running the Example Application

6.1 Creating the Example Application

The example application contains a periodic readout of the AFBR-S50 with evaluation of the data in a single file and is a starting point for individual development.

If the optional UART interface is implemented, it can output the calculation result over the serial line emulation, and a terminal with appropriate settings can be used to receive the data.

Running the example application is not difficult after the previous preparation:

Step 50. Copying the Example Application

First, the example application code is copied from the source folder of the SDK into the App folder of the project. The file is found at the following location:

- In case of GitHub repository: C:\AFBR-S50-API-main\Sources\ExampleApp\main.c
- In case of the Installed SDK: C:\Program Files (x86)\Broadcom\AFBR-S50 SDK\Device\Examples\01_simple_example.c or C:\Program Files (x86)\Broadcom\AFBR-S50 SDK\Device\Examples\02_advanced_example.c
- **NOTE:** The actual path may change depending on the actual repository or installation directory.
- NOTE: The repository combines both examples, the simple and the advanced in a single file that can be switched using preprocessor declaratives. For the installed version, you must choose one example to import.

The difference between simple example and the advanced example is the way it starts new measurements. The simple example calls the Argus_MeasurementTrigger function from the main loop to start a new measurement cycle. The advanced example uses the periodic interrupt timer (PIT) to automatically start a new measurement.

Since API v1.3.5, a HAL Self-Test Suite is provided that tests the basic functionality of the provided API layers. This test is not mandatory for running the basic demonstration, but you should also include it in the ported project to get faster insight of erroneous HAL implementations. To include the tests into the projects, copy the test folder near the main source files into the App folder of the project.

The IDE then automatically detects the new file; otherwise, restart the IDE to force detection.



Figure 36: Copied Application File in the IDE



Step 51. Altering the Example Source File

Because the API layer of the newly created STM32F401 platform is slightly different than the original NXP KL46z platform API layers, the main file must be adopted to the new structure. Essentially, this is the #include directives as well as the initialization code in the hardware_init function.

Depending on which example you have imported, the original code might be slightly different from the examples NOTE: in this guide.

First, the #include directives must be changed to the newly created header files.





Listing 39: In File "App/main.c" – Changing #include directives		
Original File	Adopted Version	
/*********	/******	
**********	* * * * * * * * * * * * * * * * * * * *	
* Include Files	* Include Files	
******	******	
*******	* * * * * * * * * * * * * * * * * * * *	
<pre>#include "argus.h"</pre>	<pre>#include "argus.h"</pre>	
<pre>#include "board/clock_config.h"</pre>	#include "s2pi.h"	
<pre>#include "driver/cop.h"</pre>	<pre>#include "timer.h"</pre>	
<pre>#include "driver/s2pi.h"</pre>	<pre>#include "uart.h"</pre>	
<pre>#include "driver/uart.h"</pre>		
<pre>#include "driver/timer.h"</pre>	/* optional include for HAL Self Tests: */	
	<pre>#include "test/argus_hal_test.h"</pre>	
<pre>#include "test/argus_hal_test.h"</pre>		
#if defined(CPU_MKL46Z256VLL4)		
defined(CPU_MKL17Z256VFM4)		
<pre>#elif defined(STM32F401xE)</pre>		
<pre>#include "main.h"</pre>		
#else		
#error No target specified!		
#endif		

Now, the *hardware_init* function is adopted to the new initialization methods.

Listing 40: In File "App/main.c" – Changing hardware_init function		
Original File	Adopted Version	
<pre>static void hardware_init(void) { /* Initialize the board with clocks. */ BOARD_ClockInit(); /* Disable the watchdog timer */</pre>	<pre>static void hardware_init(void) { /* Initialize timer required by the API.*/ Timer_Init(); /* Initialize HAPT for print</pre>	
COP_Disable();	<pre>/* Initialize Oaki for print *functionality.*/ UART_Init();</pre>	
<pre>/* Initialize timer required by the API. */ Timer_Init();</pre>	<pre>/* Initialize the S2PI hardware required by * the API. */</pre>	
<pre>/* Initialize UART for print * functionality. */ UART_Init();</pre>	S2PI_Init(); }	
<pre>/* Initialize the S2PI hardware required by * the API. */ S2PI_Init(SPI_SLAVE, SPI_BAUD_RATE); }</pre>		

In case of the repository version that contains a reference to the HAL Self-Tests, the tests must be disabled or enabled depending if the test folder was also imported into the project. This task can be done by changing the following preprocessor definition to 0 or 1 respectively.

Broadcom

Listing 41: In File "App/main.c" – Switching the HAL Self-Tests on or off

```
/*! Selector for HAL test demo:
  * - 0: no HAL tests are executed.
  * - 1: HAL tests are executed before any API code is executed. */
#ifndef RUN_HAL_TESTS
#define RUN_HAL_TESTS 1
#endif
```

In case of the installed SDK version, the HAL Self Test can be switched on by adding a call to the corresponding function or directly import the 03_hal_self_test_example.c file instead of the 01_simple_example.c or 02_advanced_example.c file.

The function call to the Hall Self Tests can be added after the hardware_init call but before the Argus_Init call.

```
Listing 42: In File "App/main.c" - Optional call to the HAL Self-Tests
/* Running a sequence of test in order to verify the HAL implementation. */
status = Argus_VerifyHALImplementation(SPI_SLAVE);
handle_error(status, "HAL Implementation verification failed!");
```

Step 52. Compiling and Running the Example Application

With all the preparations performed in the previous steps, the example application is ready to compile and run.

To compile it, click the build icon.

Figure 37: Building the Example Application in the IDE

```
      Image: StampleApp_STM32F401/App/main.c - STM32CubelDE
      -
      □
      ×

      File Edit Source Refactor Navigate Search Project Run Window Help
      Image: StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F401/StampleApp_STM32F400/StampleApp_STM32F401/StampleApp_STM32F401/St
```

The compilation should be successful with no errors.

To run the application, select debugging, which automatically transfers the build.

Figure 38: Debugging the Example Application in the IDE



NOTE:

- The device must be attached to a USB port.
- The project must be properly selected in the Project Explorer to start the debugging.

The debugger interface must be selected the first time.

Figure 39: Select the Debugger Interface

Debug As	
elect a way to debug	Argus_ExampleApp_STM32F401RE
E Local C/C++ Appl	ication C/C++ Application
Description	
Description STM32 Cortex-M C/O	C++ Application
Description STM32 Cortex-M C/G	C++ Application
Description STM32 Cortex-M C/G	C++ Application

Use the default debug configuration by clicking **OK**.

Figure 40: Debug Configuration

Edit Configuration		- 0
dit launch configuration properties		10
Name: Argus_ExampleApp_STM32F401RE Debug		
📄 Main 🕸 Debugger 🕨 Startup 🤤 Source 🛽	Common	
C/C++ Application:		
Debug\Argus_ExampleApp_STM32F401RE.elf	Seal	rch Project Browse
Project:		
Argus_ExampleApp_STM32F401RE		Browse
Build (if required) before launching		
Build Configuration: Select Automatically		Ŷ
€ Use workspace settings	Configure Workspace Settings	
0		Revert Apply OK Cancel

After the debugger is started, the application is suspended at the beginning of the main function. Unless you want to step through the code, run it by clicking the resume symbol.



Figure 41: Running the Example Application in the IDE



NOTE: When attaching the device to the USB port, a virtual serial interface is automatically created for the UART interface. You can start a terminal emulation on the machine (with the connection parameters set previously) to see the device measurement results.

Figure 42: Porting Guide Serial Port Settings

Port configur	ation	Transmitted	l text	Options
Port	COM12	Append I	nothing no	Stay on top
Baud rate	115200	Append I	.F	Autocomplete edit line
Data bits	8	O Append D Local ect	CR-LF	Keep history Close port when inactive
Stop bits	1	Received te	ext	Plug-ins
Parity	none	V Polling	100 ms	
Flow control	none	Font defi	sult 🗸	
Forward	none	Word wr	ар	




Figure 43: Porting Guide Terminal Stream

COM6 115200 bps, 8N1, no handshake Settin	gs Clear	r <u>A</u> bout	Close
Range: 1961 mm; Amplitude: 716 LSB; Quali	ly: 100; St	atus: 0	^
Range: 1960 mm; Amplitude: 716 LSB; Quali Denze: 1960 mm; Amplitude: 716 LSB; Quali	IV: 100; St	atus: U	
Range, 1960 mm; Amplitude; 716 LSB; Quali Danga: 1960 mm; Amplituda: 716 LSB; Quali	IY. 100, 30	alus. 0 etus: 0	
Range, 1960 mm; Amplitude; 716 LSB; Quali Dengo: 1960 mm; Amplitudo; 716 LSB; Quali	IV: 100, 30	alus. 0 stuc: 0	
Range: 1960 mm; Amplitude: 716 LSB; Quali Range: 1960 mm; Amplitude: 716 LSB; Quali	ty: 100, 30	atus:0	
Range: 1960 mm; Amplitude: 716 LSB; Quali	W 100, 30	atue:0	
Bange: 1959 mm; Amplitude: 716 LSB; Guali	V: 100; St	atus:0	
Bange: 1959 mm; Amplitude: 715 SB; Quali	V 100: St	atus: 0	
Bange: 1960 mm; Amplitude: 716 LSB; Quali	V 100: St	atus: 0	
Range: 1959 mm: Amplitude: 716 LSB: Quali	V: 100: St	atus: 0	
Range: 1959 mm: Amplitude: 716 LSB: Quali	V: 100: St	atus: 0	
Range: 1960 mm; Amplitude: 716 LSB; Quali	V: 100; St	atus: 0	
Range: 1960 mm; Amplitude: 716 LSB; Quali	y: 100; St	atus: 0	
			1.1
			Y
<			>
			+

To understandably display the streamed range values from the serial port in the terminal, the sensor's frame rate was set to 10 Hz. Appendix A, Modifying the Example Application, describes how to set a target frame rate with the API.

A full log, including the passing HAL Self-Tests, follows.

```
Listing 43: Example output including passing the HAL Self-Tests
  ********
     Running HAL Verification Test - v1.2
  #
  ****
  1 > Timer Plausibility Test
  1 > PASS
  2 > Timer Wraparound Test
  2 > PASS
  3 > SPI Connection Test
  3 > PASS
  4 > SPI Interrupt Test
  4 > PASS
  5 > GPIO Mode Test
  EEPROM Readout succeeded!
  - Module: 3
  - Device ID: 6527
  5 > PASS
  6 > Lifetime Counter Timer (LTC) Test
  RCOTrim = 4
```

```
+----+
| count | samples | elapsed us |
+----+
    1 | 100 |
                  10311
         200
                  20618 |
    2
    3
         300
                  30872
    4
         400
                  41113
    5 |
         500
                  51367
                  61622
    6
         600
                  71848
    7 |
          700 |
                  82124
         800
    8
    9 |
          900
                  92375
                 102586
   10 | 1000 |
+----+
Linear Regression: y(x) = 1025E-7 \text{ sec } * x + 1004E-7 \text{ sec}
6 > PASS
7 > Periodic Interrupt Timer (PIT) Test
PIT Test Results:
- event count: 10
- actual interval: 9999 us
- expected interval: 10000 us, min: 9990 us, max: 10010s
PIT Test Results:
- event count: 1000
- actual interval: 333 us
- expected interval: 333 us, min: 332 us, max: 334s
PIT Test Results:
- event count: 5
- actual interval: 100000 us
- expected interval: 100000 us, min: 99900 us, max: 100100s
7 > PASS
PASS: HAL Verification Test finished successfully!
API Version: v1.3.5
 Chip ID: 6527
 Module:
          AFBR-S50LV85D (v1)
****
Range:
      0 mm; Amplitude: 857 LSB; Ouality: 1; Status: -110
        0 mm; Amplitude: 709 LSB; Quality: 1; Status: -110
Range:
Range: 1955 mm; Amplitude: 593 LSB; Quality: 100; Status: 0
Range: 1963 mm; Amplitude: 474 LSB; Quality: 100; Status: 0
Range: 1961 mm; Amplitude: 346 LSB; Quality: 100; Status: 0
Range: 1963 mm; Amplitude: 512 LSB; Quality: 100; Status: 0
Range: 1961 mm; Amplitude: 704 LSB; Quality: 100; Status: 0
Range: 1960 mm; Amplitude: 704 LSB; Quality: 100; Status: 0
```



Appendix A: Modifying the Example Application

Now you are ready to create a full application in the App folder according to your needs.

Use the API to change the device configuration and adjust the performance to the applications needs. For example, the measurement frame rate can be set using the following API function.

```
Listing 44: Adapting the frame time
   /*
       AFBR-S50_SetConfigurationFrameTime(hnd, 100000); // 0.1 second = 10 Hz */
       AFBR-S50_SetConfigurationFrameTime(hnd, 1000);
                                                          // 0.001 second = 1000 Hz
```

If you use the terminal emulation, you may need to increase the UART baud rate as well, to deliver all measurement results in time.

A.1 Setting Up Floating-Point ABI for Soft Floating Point Usage

Currently, the current API version comes without floating-point support. To be able to link successfully, the same floating point implementation style should be set, so that the floating-point ABI has to be set to -mfloat-abi=softfp in the project settings.





Figure 44: Setting Floating-Point ABI







Revision History

Version 1.2, November 23, 2021

- Updated paths and structures for the latest SDK release.
- Added HAL test to this document.

Version 1.1, January 12, 2021

- Fixed an error of wrong port configuration for the SPI MISO signal in Step 24, Implementing the SPI/GPIO Switch.
- Fixed several typographical errors.

Version 1.0, June 22, 2020

Initial document release.







